|
|
|
/*
|
|
|
|
* Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <arm_def.h>
|
|
|
|
#include <bl_common.h>
|
|
|
|
#include <console.h>
|
|
|
|
#include <plat_arm.h>
|
|
|
|
#include <platform_def.h>
|
|
|
|
#include <platform_tsp.h>
|
|
|
|
|
|
|
|
#define BL32_END (unsigned long)(&__BL32_END__)
|
|
|
|
|
|
|
|
/* Weak definitions may be overridden in specific ARM standard platform */
|
|
|
|
#pragma weak tsp_early_platform_setup
|
|
|
|
#pragma weak tsp_platform_setup
|
|
|
|
#pragma weak tsp_plat_arch_setup
|
|
|
|
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* Initialize the UART
|
|
|
|
******************************************************************************/
|
|
|
|
void arm_tsp_early_platform_setup(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Initialize a different console than already in use to display
|
|
|
|
* messages from TSP
|
|
|
|
*/
|
|
|
|
console_init(PLAT_ARM_TSP_UART_BASE, PLAT_ARM_TSP_UART_CLK_IN_HZ,
|
|
|
|
ARM_CONSOLE_BAUDRATE);
|
|
|
|
}
|
|
|
|
|
|
|
|
void tsp_early_platform_setup(void)
|
|
|
|
{
|
|
|
|
arm_tsp_early_platform_setup();
|
|
|
|
}
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* Perform platform specific setup placeholder
|
|
|
|
******************************************************************************/
|
|
|
|
void tsp_platform_setup(void)
|
|
|
|
{
|
|
|
|
plat_arm_gic_driver_init();
|
|
|
|
}
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* Perform the very early platform specific architectural setup here. At the
|
|
|
|
* moment this is only intializes the MMU
|
|
|
|
******************************************************************************/
|
|
|
|
void tsp_plat_arch_setup(void)
|
|
|
|
{
|
|
|
|
arm_setup_page_tables(BL32_BASE,
|
|
|
|
(BL32_END - BL32_BASE),
|
|
|
|
BL_CODE_BASE,
|
|
|
|
BL_CODE_END,
|
|
|
|
BL_RO_DATA_BASE,
|
|
|
|
BL_RO_DATA_END
|
|
|
|
#if USE_COHERENT_MEM
|
|
|
|
, BL_COHERENT_RAM_BASE,
|
|
|
|
BL_COHERENT_RAM_END
|
|
|
|
#endif
|
|
|
|
);
|
|
|
|
enable_mmu_el1(0);
|
|
|
|
}
|