|
@ -2009,6 +2009,23 @@ static void stm32mp1_osc_init(void) |
|
|
|
|
|
|
|
|
static void sync_earlyboot_clocks_state(void) |
|
|
static void sync_earlyboot_clocks_state(void) |
|
|
{ |
|
|
{ |
|
|
|
|
|
unsigned int idx; |
|
|
|
|
|
const unsigned long secure_enable[] = { |
|
|
|
|
|
AXIDCG, |
|
|
|
|
|
BSEC, |
|
|
|
|
|
DDRC1, DDRC1LP, |
|
|
|
|
|
DDRC2, DDRC2LP, |
|
|
|
|
|
DDRCAPB, DDRPHYCAPB, DDRPHYCAPBLP, |
|
|
|
|
|
DDRPHYC, DDRPHYCLP, |
|
|
|
|
|
TZC1, TZC2, |
|
|
|
|
|
TZPC, |
|
|
|
|
|
STGEN_K, |
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
for (idx = 0U; idx < ARRAY_SIZE(secure_enable); idx++) { |
|
|
|
|
|
stm32mp_clk_enable(secure_enable[idx]); |
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
if (!stm32mp_is_single_core()) { |
|
|
if (!stm32mp_is_single_core()) { |
|
|
stm32mp1_clk_enable_secure(RTCAPB); |
|
|
stm32mp1_clk_enable_secure(RTCAPB); |
|
|
} |
|
|
} |
|
|