Browse Source
The Firmware Update (FWU) feature needs support for an optional secure world image, BL2U, to allow additional secure world initialization required by FWU, for example DDR initialization. This patch adds generic framework support to create BL2U. NOTE: A platform makefile must supply additional `BL2U_SOURCES` to build the bl2u target. A subsequent patch adds bl2u support for ARM platforms. Change-Id: If2ce036199bb40b39b7f91a9332106bcd4e25413pull/453/head
Yatharth Kochar
9 years ago
9 changed files with 408 additions and 1 deletions
@ -0,0 +1,127 @@ |
|||
/* |
|||
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved. |
|||
* |
|||
* Redistribution and use in source and binary forms, with or without |
|||
* modification, are permitted provided that the following conditions are met: |
|||
* |
|||
* Redistributions of source code must retain the above copyright notice, this |
|||
* list of conditions and the following disclaimer. |
|||
* |
|||
* Redistributions in binary form must reproduce the above copyright notice, |
|||
* this list of conditions and the following disclaimer in the documentation |
|||
* and/or other materials provided with the distribution. |
|||
* |
|||
* Neither the name of ARM nor the names of its contributors may be used |
|||
* to endorse or promote products derived from this software without specific |
|||
* prior written permission. |
|||
* |
|||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
|||
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
|||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
|||
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE |
|||
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
|||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
|||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
|||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
|||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
|||
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
|||
* POSSIBILITY OF SUCH DAMAGE. |
|||
*/ |
|||
|
|||
#include <arch.h> |
|||
#include <asm_macros.S> |
|||
#include <bl_common.h> |
|||
|
|||
|
|||
.globl bl2u_entrypoint |
|||
|
|||
|
|||
func bl2u_entrypoint |
|||
/*--------------------------------------------- |
|||
* Store the extents of the tzram available to |
|||
* BL2U and other platform specific information |
|||
* for future use. x0 is currently not used. |
|||
* --------------------------------------------- |
|||
*/ |
|||
mov x20, x1 |
|||
mov x21, x2 |
|||
|
|||
/* --------------------------------------------- |
|||
* Set the exception vector to something sane. |
|||
* --------------------------------------------- |
|||
*/ |
|||
adr x0, early_exceptions |
|||
msr vbar_el1, x0 |
|||
isb |
|||
|
|||
/* --------------------------------------------- |
|||
* Enable the SError interrupt now that the |
|||
* exception vectors have been setup. |
|||
* --------------------------------------------- |
|||
*/ |
|||
msr daifclr, #DAIF_ABT_BIT |
|||
|
|||
/* --------------------------------------------- |
|||
* Enable the instruction cache, stack pointer |
|||
* and data access alignment checks |
|||
* --------------------------------------------- |
|||
*/ |
|||
mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT) |
|||
mrs x0, sctlr_el1 |
|||
orr x0, x0, x1 |
|||
msr sctlr_el1, x0 |
|||
isb |
|||
|
|||
/* --------------------------------------------- |
|||
* Invalidate the RW memory used by the BL2U |
|||
* image. This includes the data and NOBITS |
|||
* sections. This is done to safeguard against |
|||
* possible corruption of this memory by dirty |
|||
* cache lines in a system cache as a result of |
|||
* use by an earlier boot loader stage. |
|||
* --------------------------------------------- |
|||
*/ |
|||
adr x0, __RW_START__ |
|||
adr x1, __RW_END__ |
|||
sub x1, x1, x0 |
|||
bl inv_dcache_range |
|||
|
|||
/* --------------------------------------------- |
|||
* Zero out NOBITS sections. There are 2 of them: |
|||
* - the .bss section; |
|||
* - the coherent memory section. |
|||
* --------------------------------------------- |
|||
*/ |
|||
ldr x0, =__BSS_START__ |
|||
ldr x1, =__BSS_SIZE__ |
|||
bl zeromem16 |
|||
|
|||
/* -------------------------------------------- |
|||
* Allocate a stack whose memory will be marked |
|||
* as Normal-IS-WBWA when the MMU is enabled. |
|||
* There is no risk of reading stale stack |
|||
* memory after enabling the MMU as only the |
|||
* primary cpu is running at the moment. |
|||
* -------------------------------------------- |
|||
*/ |
|||
bl plat_set_my_stack |
|||
|
|||
/* --------------------------------------------- |
|||
* Perform early platform setup & platform |
|||
* specific early arch. setup e.g. mmu setup |
|||
* --------------------------------------------- |
|||
*/ |
|||
mov x0, x20 |
|||
mov x1, x21 |
|||
bl bl2u_early_platform_setup |
|||
bl bl2u_plat_arch_setup |
|||
|
|||
/* --------------------------------------------- |
|||
* Jump to bl2u_main function. |
|||
* --------------------------------------------- |
|||
*/ |
|||
bl bl2u_main |
|||
|
|||
_panic: |
|||
b _panic |
|||
endfunc bl2u_entrypoint |
@ -0,0 +1,134 @@ |
|||
/* |
|||
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved. |
|||
* |
|||
* Redistribution and use in source and binary forms, with or without |
|||
* modification, are permitted provided that the following conditions are met: |
|||
* |
|||
* Redistributions of source code must retain the above copyright notice, this |
|||
* list of conditions and the following disclaimer. |
|||
* |
|||
* Redistributions in binary form must reproduce the above copyright notice, |
|||
* this list of conditions and the following disclaimer in the documentation |
|||
* and/or other materials provided with the distribution. |
|||
* |
|||
* Neither the name of ARM nor the names of its contributors may be used |
|||
* to endorse or promote products derived from this software without specific |
|||
* prior written permission. |
|||
* |
|||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
|||
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
|||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
|||
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE |
|||
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
|||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
|||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
|||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
|||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
|||
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
|||
* POSSIBILITY OF SUCH DAMAGE. |
|||
*/ |
|||
|
|||
#include <platform_def.h> |
|||
|
|||
OUTPUT_FORMAT(PLATFORM_LINKER_FORMAT) |
|||
OUTPUT_ARCH(PLATFORM_LINKER_ARCH) |
|||
ENTRY(bl2u_entrypoint) |
|||
|
|||
MEMORY { |
|||
RAM (rwx): ORIGIN = BL2U_BASE, LENGTH = BL2U_LIMIT - BL2U_BASE |
|||
} |
|||
|
|||
|
|||
SECTIONS |
|||
{ |
|||
. = BL2U_BASE; |
|||
ASSERT(. == ALIGN(4096), |
|||
"BL2U_BASE address is not aligned on a page boundary.") |
|||
|
|||
ro . : { |
|||
__RO_START__ = .; |
|||
*bl2u_entrypoint.o(.text*) |
|||
*(.text*) |
|||
*(.rodata*) |
|||
|
|||
*(.vectors) |
|||
__RO_END_UNALIGNED__ = .; |
|||
/* |
|||
* Memory page(s) mapped to this section will be marked as |
|||
* read-only, executable. No RW data from the next section must |
|||
* creep in. Ensure the rest of the current memory page is unused. |
|||
*/ |
|||
. = NEXT(4096); |
|||
__RO_END__ = .; |
|||
} >RAM |
|||
|
|||
/* |
|||
* Define a linker symbol to mark start of the RW memory area for this |
|||
* image. |
|||
*/ |
|||
__RW_START__ = . ; |
|||
|
|||
.data . : { |
|||
__DATA_START__ = .; |
|||
*(.data*) |
|||
__DATA_END__ = .; |
|||
} >RAM |
|||
|
|||
stacks (NOLOAD) : { |
|||
__STACKS_START__ = .; |
|||
*(tzfw_normal_stacks) |
|||
__STACKS_END__ = .; |
|||
} >RAM |
|||
|
|||
/* |
|||
* The .bss section gets initialised to 0 at runtime. |
|||
* Its base address must be 16-byte aligned. |
|||
*/ |
|||
.bss : ALIGN(16) { |
|||
__BSS_START__ = .; |
|||
*(SORT_BY_ALIGNMENT(.bss*)) |
|||
*(COMMON) |
|||
__BSS_END__ = .; |
|||
} >RAM |
|||
|
|||
/* |
|||
* The xlat_table section is for full, aligned page tables (4K). |
|||
* Removing them from .bss avoids forcing 4K alignment on |
|||
* the .bss section and eliminates the unecessary zero init |
|||
*/ |
|||
xlat_table (NOLOAD) : { |
|||
*(xlat_table) |
|||
} >RAM |
|||
|
|||
#if USE_COHERENT_MEM |
|||
/* |
|||
* The base address of the coherent memory section must be page-aligned (4K) |
|||
* to guarantee that the coherent data are stored on their own pages and |
|||
* are not mixed with normal data. This is required to set up the correct |
|||
* memory attributes for the coherent data page tables. |
|||
*/ |
|||
coherent_ram (NOLOAD) : ALIGN(4096) { |
|||
__COHERENT_RAM_START__ = .; |
|||
*(tzfw_coherent_mem) |
|||
__COHERENT_RAM_END_UNALIGNED__ = .; |
|||
/* |
|||
* Memory page(s) mapped to this section will be marked |
|||
* as device memory. No other unexpected data must creep in. |
|||
* Ensure the rest of the current memory page is unused. |
|||
*/ |
|||
. = NEXT(4096); |
|||
__COHERENT_RAM_END__ = .; |
|||
} >RAM |
|||
#endif |
|||
|
|||
/* |
|||
* Define a linker symbol to mark end of the RW memory area for this |
|||
* image. |
|||
*/ |
|||
__RW_END__ = .; |
|||
__BL2U_END__ = .; |
|||
|
|||
__BSS_SIZE__ = SIZEOF(.bss); |
|||
|
|||
ASSERT(. <= BL2U_LIMIT, "BL2U image has exceeded its limit.") |
|||
} |
@ -0,0 +1,35 @@ |
|||
#
|
|||
# Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
|
|||
#
|
|||
# Redistribution and use in source and binary forms, with or without
|
|||
# modification, are permitted provided that the following conditions are met:
|
|||
#
|
|||
# Redistributions of source code must retain the above copyright notice, this
|
|||
# list of conditions and the following disclaimer.
|
|||
#
|
|||
# Redistributions in binary form must reproduce the above copyright notice,
|
|||
# this list of conditions and the following disclaimer in the documentation
|
|||
# and/or other materials provided with the distribution.
|
|||
#
|
|||
# Neither the name of ARM nor the names of its contributors may be used
|
|||
# to endorse or promote products derived from this software without specific
|
|||
# prior written permission.
|
|||
#
|
|||
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|||
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|||
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|||
# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|||
# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|||
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|||
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|||
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|||
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|||
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|||
# POSSIBILITY OF SUCH DAMAGE.
|
|||
#
|
|||
|
|||
BL2U_SOURCES += bl2u/bl2u_main.c \
|
|||
bl2u/aarch64/bl2u_entrypoint.S \
|
|||
common/aarch64/early_exceptions.S |
|||
|
|||
BL2U_LINKERFILE := bl2u/bl2u.ld.S |
@ -0,0 +1,74 @@ |
|||
/*
|
|||
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved. |
|||
* |
|||
* Redistribution and use in source and binary forms, with or without |
|||
* modification, are permitted provided that the following conditions are met: |
|||
* |
|||
* Redistributions of source code must retain the above copyright notice, this |
|||
* list of conditions and the following disclaimer. |
|||
* |
|||
* Redistributions in binary form must reproduce the above copyright notice, |
|||
* this list of conditions and the following disclaimer in the documentation |
|||
* and/or other materials provided with the distribution. |
|||
* |
|||
* Neither the name of ARM nor the names of its contributors may be used |
|||
* to endorse or promote products derived from this software without specific |
|||
* prior written permission. |
|||
* |
|||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
|||
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
|||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
|||
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE |
|||
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
|||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
|||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
|||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
|||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
|||
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
|||
* POSSIBILITY OF SUCH DAMAGE. |
|||
*/ |
|||
|
|||
#include <arch.h> |
|||
#include <arch_helpers.h> |
|||
#include <assert.h> |
|||
#include <auth_mod.h> |
|||
#include <bl_common.h> |
|||
#include <bl1.h> |
|||
#include <debug.h> |
|||
#include <platform.h> |
|||
#include <platform_def.h> |
|||
#include <stdint.h> |
|||
|
|||
/*******************************************************************************
|
|||
* This function is responsible to: |
|||
* Load SCP_BL2U if platform has defined SCP_BL2U_BASE |
|||
* Perform platform setup. |
|||
* Go back to EL3. |
|||
******************************************************************************/ |
|||
void bl2u_main(void) |
|||
{ |
|||
NOTICE("BL2U: %s\n", version_string); |
|||
NOTICE("BL2U: %s\n", build_message); |
|||
|
|||
#if SCP_BL2U_BASE |
|||
int rc; |
|||
/* Load the subsequent bootloader images */ |
|||
rc = bl2u_plat_handle_scp_bl2u(); |
|||
if (rc) { |
|||
ERROR("Failed to load SCP_BL2U (%i)\n", rc); |
|||
panic(); |
|||
} |
|||
#endif |
|||
|
|||
/* Perform platform setup in BL2U after loading SCP_BL2U */ |
|||
bl2u_platform_setup(); |
|||
|
|||
/*
|
|||
* Indicate that BL2U is done and resume back to |
|||
* normal world via an SMC to BL1. |
|||
* x1 could be passed to Normal world, |
|||
* so DO NOT pass any secret information. |
|||
*/ |
|||
smc(FWU_SMC_SEC_IMAGE_DONE, 0, 0, 0, 0, 0, 0, 0); |
|||
wfi(); |
|||
} |
Loading…
Reference in new issue