You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
390 lines
10 KiB
390 lines
10 KiB
/*
|
|
* Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch_helpers.h>
|
|
#include <drivers/arm/pl061_gpio.h>
|
|
#include <drivers/arm/sp804_delay_timer.h>
|
|
#include <drivers/gpio.h>
|
|
#include <lib/mmio.h>
|
|
|
|
#include <hi6220.h>
|
|
#include <hi6553.h>
|
|
#include "hikey_private.h"
|
|
|
|
void hikey_sp804_init(void)
|
|
{
|
|
uint32_t data;
|
|
|
|
/* select the clock of dual timer0 */
|
|
data = mmio_read_32(AO_SC_TIMER_EN0);
|
|
while (data & 3) {
|
|
data &= ~3;
|
|
data |= 3 << 16;
|
|
mmio_write_32(AO_SC_TIMER_EN0, data);
|
|
data = mmio_read_32(AO_SC_TIMER_EN0);
|
|
}
|
|
/* enable the pclk of dual timer0 */
|
|
data = mmio_read_32(AO_SC_PERIPH_CLKSTAT4);
|
|
while (!(data & PCLK_TIMER1) || !(data & PCLK_TIMER0)) {
|
|
mmio_write_32(AO_SC_PERIPH_CLKEN4, PCLK_TIMER1 | PCLK_TIMER0);
|
|
data = mmio_read_32(AO_SC_PERIPH_CLKSTAT4);
|
|
}
|
|
/* reset dual timer0 */
|
|
data = mmio_read_32(AO_SC_PERIPH_RSTSTAT4);
|
|
mmio_write_32(AO_SC_PERIPH_RSTEN4, PCLK_TIMER1 | PCLK_TIMER0);
|
|
do {
|
|
data = mmio_read_32(AO_SC_PERIPH_RSTSTAT4);
|
|
} while (!(data & PCLK_TIMER1) || !(data & PCLK_TIMER0));
|
|
/* unreset dual timer0 */
|
|
mmio_write_32(AO_SC_PERIPH_RSTDIS4, PCLK_TIMER1 | PCLK_TIMER0);
|
|
do {
|
|
data = mmio_read_32(AO_SC_PERIPH_RSTSTAT4);
|
|
} while ((data & PCLK_TIMER1) || (data & PCLK_TIMER0));
|
|
|
|
sp804_timer_init(SP804_TIMER0_BASE, 10, 192);
|
|
}
|
|
|
|
void hikey_gpio_init(void)
|
|
{
|
|
pl061_gpio_init();
|
|
pl061_gpio_register(GPIO0_BASE, 0);
|
|
pl061_gpio_register(GPIO1_BASE, 1);
|
|
pl061_gpio_register(GPIO2_BASE, 2);
|
|
pl061_gpio_register(GPIO3_BASE, 3);
|
|
pl061_gpio_register(GPIO4_BASE, 4);
|
|
pl061_gpio_register(GPIO5_BASE, 5);
|
|
pl061_gpio_register(GPIO6_BASE, 6);
|
|
pl061_gpio_register(GPIO7_BASE, 7);
|
|
pl061_gpio_register(GPIO8_BASE, 8);
|
|
pl061_gpio_register(GPIO9_BASE, 9);
|
|
pl061_gpio_register(GPIO10_BASE, 10);
|
|
pl061_gpio_register(GPIO11_BASE, 11);
|
|
pl061_gpio_register(GPIO12_BASE, 12);
|
|
pl061_gpio_register(GPIO13_BASE, 13);
|
|
pl061_gpio_register(GPIO14_BASE, 14);
|
|
pl061_gpio_register(GPIO15_BASE, 15);
|
|
pl061_gpio_register(GPIO16_BASE, 16);
|
|
pl061_gpio_register(GPIO17_BASE, 17);
|
|
pl061_gpio_register(GPIO18_BASE, 18);
|
|
pl061_gpio_register(GPIO19_BASE, 19);
|
|
|
|
/* Power on indicator LED (USER_LED1). */
|
|
gpio_set_direction(32, GPIO_DIR_OUT); /* LED1 */
|
|
gpio_set_value(32, GPIO_LEVEL_HIGH);
|
|
gpio_set_direction(33, GPIO_DIR_OUT); /* LED2 */
|
|
gpio_set_value(33, GPIO_LEVEL_LOW);
|
|
gpio_set_direction(34, GPIO_DIR_OUT); /* LED3 */
|
|
gpio_set_direction(35, GPIO_DIR_OUT); /* LED4 */
|
|
}
|
|
|
|
void hikey_pmussi_init(void)
|
|
{
|
|
uint32_t data;
|
|
|
|
/* Initialize PWR_HOLD GPIO */
|
|
gpio_set_direction(0, GPIO_DIR_OUT);
|
|
gpio_set_value(0, GPIO_LEVEL_LOW);
|
|
|
|
/*
|
|
* After reset, PMUSSI stays in reset mode.
|
|
* Now make it out of reset.
|
|
*/
|
|
mmio_write_32(AO_SC_PERIPH_RSTDIS4,
|
|
AO_SC_PERIPH_RSTDIS4_PRESET_PMUSSI_N);
|
|
do {
|
|
data = mmio_read_32(AO_SC_PERIPH_RSTSTAT4);
|
|
} while (data & AO_SC_PERIPH_RSTDIS4_PRESET_PMUSSI_N);
|
|
|
|
/* Set PMUSSI clock latency for read operation. */
|
|
data = mmio_read_32(AO_SC_MCU_SUBSYS_CTRL3);
|
|
data &= ~AO_SC_MCU_SUBSYS_CTRL3_RCLK_MASK;
|
|
data |= AO_SC_MCU_SUBSYS_CTRL3_RCLK_3;
|
|
mmio_write_32(AO_SC_MCU_SUBSYS_CTRL3, data);
|
|
|
|
/* enable PMUSSI clock */
|
|
data = AO_SC_PERIPH_CLKEN5_PCLK_PMUSSI_CCPU |
|
|
AO_SC_PERIPH_CLKEN5_PCLK_PMUSSI_MCU;
|
|
mmio_write_32(AO_SC_PERIPH_CLKEN5, data);
|
|
data = AO_SC_PERIPH_CLKEN4_PCLK_PMUSSI;
|
|
mmio_write_32(AO_SC_PERIPH_CLKEN4, data);
|
|
|
|
gpio_set_value(0, GPIO_LEVEL_HIGH);
|
|
}
|
|
|
|
void hikey_hi6553_init(void)
|
|
{
|
|
uint8_t data;
|
|
|
|
mmio_write_8(HI6553_PERI_EN_MARK, 0x1e);
|
|
mmio_write_8(HI6553_NP_REG_ADJ1, 0);
|
|
data = DISABLE6_XO_CLK_CONN | DISABLE6_XO_CLK_NFC |
|
|
DISABLE6_XO_CLK_RF1 | DISABLE6_XO_CLK_RF2;
|
|
mmio_write_8(HI6553_DISABLE6_XO_CLK, data);
|
|
|
|
/* configure BUCK0 & BUCK1 */
|
|
mmio_write_8(HI6553_BUCK01_CTRL2, 0x5e);
|
|
mmio_write_8(HI6553_BUCK0_CTRL7, 0x10);
|
|
mmio_write_8(HI6553_BUCK1_CTRL7, 0x10);
|
|
mmio_write_8(HI6553_BUCK0_CTRL5, 0x1e);
|
|
mmio_write_8(HI6553_BUCK1_CTRL5, 0x1e);
|
|
mmio_write_8(HI6553_BUCK0_CTRL1, 0xfc);
|
|
mmio_write_8(HI6553_BUCK1_CTRL1, 0xfc);
|
|
|
|
/* configure BUCK2 */
|
|
mmio_write_8(HI6553_BUCK2_REG1, 0x4f);
|
|
mmio_write_8(HI6553_BUCK2_REG5, 0x99);
|
|
mmio_write_8(HI6553_BUCK2_REG6, 0x45);
|
|
mdelay(1);
|
|
mmio_write_8(HI6553_VSET_BUCK2_ADJ, 0x22);
|
|
mdelay(1);
|
|
|
|
/* configure BUCK3 */
|
|
mmio_write_8(HI6553_BUCK3_REG3, 0x02);
|
|
mmio_write_8(HI6553_BUCK3_REG5, 0x99);
|
|
mmio_write_8(HI6553_BUCK3_REG6, 0x41);
|
|
mmio_write_8(HI6553_VSET_BUCK3_ADJ, 0x02);
|
|
mdelay(1);
|
|
|
|
/* configure BUCK4 */
|
|
mmio_write_8(HI6553_BUCK4_REG2, 0x9a);
|
|
mmio_write_8(HI6553_BUCK4_REG5, 0x99);
|
|
mmio_write_8(HI6553_BUCK4_REG6, 0x45);
|
|
|
|
/* configure LDO20 */
|
|
mmio_write_8(HI6553_LDO20_REG_ADJ, 0x50);
|
|
|
|
mmio_write_8(HI6553_NP_REG_CHG, 0x0f);
|
|
mmio_write_8(HI6553_CLK_TOP0, 0x06);
|
|
mmio_write_8(HI6553_CLK_TOP3, 0xc0);
|
|
mmio_write_8(HI6553_CLK_TOP4, 0x00);
|
|
|
|
/* configure LDO7 & LDO10 for SD slot */
|
|
/* enable LDO7 */
|
|
data = mmio_read_8(HI6553_LDO7_REG_ADJ);
|
|
data = (data & 0xf8) | 0x2;
|
|
mmio_write_8(HI6553_LDO7_REG_ADJ, data);
|
|
mdelay(5);
|
|
mmio_write_8(HI6553_ENABLE2_LDO1_8, 1 << 6);
|
|
mdelay(5);
|
|
/* enable LDO10 */
|
|
data = mmio_read_8(HI6553_LDO10_REG_ADJ);
|
|
data = (data & 0xf8) | 0x5;
|
|
mmio_write_8(HI6553_LDO10_REG_ADJ, data);
|
|
mdelay(5);
|
|
mmio_write_8(HI6553_ENABLE3_LDO9_16, 1 << 1);
|
|
mdelay(5);
|
|
/* enable LDO15 */
|
|
data = mmio_read_8(HI6553_LDO15_REG_ADJ);
|
|
data = (data & 0xf8) | 0x4;
|
|
mmio_write_8(HI6553_LDO15_REG_ADJ, data);
|
|
mmio_write_8(HI6553_ENABLE3_LDO9_16, 1 << 6);
|
|
mdelay(5);
|
|
/* enable LDO19 */
|
|
data = mmio_read_8(HI6553_LDO19_REG_ADJ);
|
|
data |= 0x7;
|
|
mmio_write_8(HI6553_LDO19_REG_ADJ, data);
|
|
mmio_write_8(HI6553_ENABLE4_LDO17_22, 1 << 2);
|
|
mdelay(5);
|
|
/* enable LDO21 */
|
|
data = mmio_read_8(HI6553_LDO21_REG_ADJ);
|
|
data = (data & 0xf8) | 0x3;
|
|
mmio_write_8(HI6553_LDO21_REG_ADJ, data);
|
|
mmio_write_8(HI6553_ENABLE4_LDO17_22, 1 << 4);
|
|
mdelay(5);
|
|
/* enable LDO22 */
|
|
data = mmio_read_8(HI6553_LDO22_REG_ADJ);
|
|
data = (data & 0xf8) | 0x7;
|
|
mmio_write_8(HI6553_LDO22_REG_ADJ, data);
|
|
mmio_write_8(HI6553_ENABLE4_LDO17_22, 1 << 5);
|
|
mdelay(5);
|
|
|
|
/* select 32.764KHz */
|
|
mmio_write_8(HI6553_CLK19M2_600_586_EN, 0x01);
|
|
|
|
/* Disable vbus_det interrupts */
|
|
data = mmio_read_8(HI6553_IRQ2_MASK);
|
|
data = data | 0x3;
|
|
mmio_write_8(HI6553_IRQ2_MASK, data);
|
|
}
|
|
|
|
void init_mmc0_pll(void)
|
|
{
|
|
unsigned int data;
|
|
|
|
/* select SYSPLL as the source of MMC0 */
|
|
/* select SYSPLL as the source of MUX1 (SC_CLK_SEL0) */
|
|
mmio_write_32(PERI_SC_CLK_SEL0, 1 << 5 | 1 << 21);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_CLK_SEL0);
|
|
} while (!(data & (1 << 5)));
|
|
/* select MUX1 as the source of MUX2 (SC_CLK_SEL0) */
|
|
mmio_write_32(PERI_SC_CLK_SEL0, 1 << 29);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_CLK_SEL0);
|
|
} while (data & (1 << 13));
|
|
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN0, (1 << 0));
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKSTAT0);
|
|
} while (!(data & (1 << 0)));
|
|
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKEN12);
|
|
data |= 1 << 1;
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN12, data);
|
|
|
|
do {
|
|
mmio_write_32(PERI_SC_CLKCFG8BIT1, (1 << 7) | 0xb);
|
|
data = mmio_read_32(PERI_SC_CLKCFG8BIT1);
|
|
} while ((data & 0xb) != 0xb);
|
|
}
|
|
|
|
void reset_mmc0_clk(void)
|
|
{
|
|
unsigned int data;
|
|
|
|
/* disable mmc0 bus clock */
|
|
mmio_write_32(PERI_SC_PERIPH_CLKDIS0, PERI_CLK0_MMC0);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKSTAT0);
|
|
} while (data & PERI_CLK0_MMC0);
|
|
/* enable mmc0 bus clock */
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN0, PERI_CLK0_MMC0);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKSTAT0);
|
|
} while (!(data & PERI_CLK0_MMC0));
|
|
/* reset mmc0 clock domain */
|
|
mmio_write_32(PERI_SC_PERIPH_RSTEN0, PERI_RST0_MMC0);
|
|
|
|
/* bypass mmc0 clock phase */
|
|
data = mmio_read_32(PERI_SC_PERIPH_CTRL2);
|
|
data |= 3;
|
|
mmio_write_32(PERI_SC_PERIPH_CTRL2, data);
|
|
|
|
/* disable low power */
|
|
data = mmio_read_32(PERI_SC_PERIPH_CTRL13);
|
|
data |= 1 << 3;
|
|
mmio_write_32(PERI_SC_PERIPH_CTRL13, data);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_RSTSTAT0);
|
|
} while (!(data & PERI_RST0_MMC0));
|
|
|
|
/* unreset mmc0 clock domain */
|
|
mmio_write_32(PERI_SC_PERIPH_RSTDIS0, PERI_RST0_MMC0);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_RSTSTAT0);
|
|
} while (data & PERI_RST0_MMC0);
|
|
}
|
|
|
|
void init_media_clk(void)
|
|
{
|
|
unsigned int data, value;
|
|
|
|
data = mmio_read_32(PMCTRL_MEDPLLCTRL);
|
|
data |= 1;
|
|
mmio_write_32(PMCTRL_MEDPLLCTRL, data);
|
|
|
|
for (;;) {
|
|
data = mmio_read_32(PMCTRL_MEDPLLCTRL);
|
|
value = 1 << 28;
|
|
if ((data & value) == value)
|
|
break;
|
|
}
|
|
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKEN12);
|
|
data = 1 << 10;
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN12, data);
|
|
}
|
|
|
|
void init_mmc1_pll(void)
|
|
{
|
|
uint32_t data;
|
|
|
|
/* select SYSPLL as the source of MMC1 */
|
|
/* select SYSPLL as the source of MUX1 (SC_CLK_SEL0) */
|
|
mmio_write_32(PERI_SC_CLK_SEL0, 1 << 11 | 1 << 27);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_CLK_SEL0);
|
|
} while (!(data & (1 << 11)));
|
|
/* select MUX1 as the source of MUX2 (SC_CLK_SEL0) */
|
|
mmio_write_32(PERI_SC_CLK_SEL0, 1 << 30);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_CLK_SEL0);
|
|
} while (data & (1 << 14));
|
|
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN0, (1 << 1));
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKSTAT0);
|
|
} while (!(data & (1 << 1)));
|
|
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKEN12);
|
|
data |= 1 << 2;
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN12, data);
|
|
|
|
do {
|
|
/* 1.2GHz / 50 = 24MHz */
|
|
mmio_write_32(PERI_SC_CLKCFG8BIT2, 0x31 | (1 << 7));
|
|
data = mmio_read_32(PERI_SC_CLKCFG8BIT2);
|
|
} while ((data & 0x31) != 0x31);
|
|
}
|
|
|
|
void reset_mmc1_clk(void)
|
|
{
|
|
unsigned int data;
|
|
|
|
/* disable mmc1 bus clock */
|
|
mmio_write_32(PERI_SC_PERIPH_CLKDIS0, PERI_CLK0_MMC1);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKSTAT0);
|
|
} while (data & PERI_CLK0_MMC1);
|
|
/* enable mmc1 bus clock */
|
|
mmio_write_32(PERI_SC_PERIPH_CLKEN0, PERI_CLK0_MMC1);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_CLKSTAT0);
|
|
} while (!(data & PERI_CLK0_MMC1));
|
|
/* reset mmc1 clock domain */
|
|
mmio_write_32(PERI_SC_PERIPH_RSTEN0, PERI_RST0_MMC1);
|
|
|
|
/* bypass mmc1 clock phase */
|
|
data = mmio_read_32(PERI_SC_PERIPH_CTRL2);
|
|
data |= 3 << 2;
|
|
mmio_write_32(PERI_SC_PERIPH_CTRL2, data);
|
|
|
|
/* disable low power */
|
|
data = mmio_read_32(PERI_SC_PERIPH_CTRL13);
|
|
data |= 1 << 4;
|
|
mmio_write_32(PERI_SC_PERIPH_CTRL13, data);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_RSTSTAT0);
|
|
} while (!(data & PERI_RST0_MMC1));
|
|
|
|
/* unreset mmc0 clock domain */
|
|
mmio_write_32(PERI_SC_PERIPH_RSTDIS0, PERI_RST0_MMC1);
|
|
do {
|
|
data = mmio_read_32(PERI_SC_PERIPH_RSTSTAT0);
|
|
} while (data & PERI_RST0_MMC1);
|
|
}
|
|
|
|
/* Initialize PLL of both eMMC and SD controllers. */
|
|
void hikey_mmc_pll_init(void)
|
|
{
|
|
init_mmc0_pll();
|
|
reset_mmc0_clk();
|
|
init_media_clk();
|
|
|
|
dsb();
|
|
|
|
init_mmc1_pll();
|
|
reset_mmc1_clk();
|
|
}
|
|
|
|
void hikey_rtc_init(void)
|
|
{
|
|
uint32_t data;
|
|
|
|
data = mmio_read_32(AO_SC_PERIPH_CLKEN4);
|
|
data |= AO_SC_PERIPH_RSTDIS4_RESET_RTC0_N;
|
|
mmio_write_32(AO_SC_PERIPH_CLKEN4, data);
|
|
}
|
|
|