github
/
micropython
mirror of https://github.com/micropython/micropython.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
13303 Commits
3 Branches
62 Tags
504 MiB
 
 
 
 
 
 
Tree: 752fe75910
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '752fe75910'
${ noResults }
micropython/ports/stm32/boards/stm32l452_af.csv

7.1 KiB
Raw Blame History

1PortAF0AF1AF2AF3AF4AF5AF6AF7AF8AF9AF10AF11AF12AF13AF14AF15
2SYS_AFTIM1/TIM2/LPTIM1I2C4/TIM1/TIM2/TIM3I2C4/USART2/CAN1/TIM1I2C1/I2C2/I2C3/I2C4SPI1/SPI2/I2C4SPI3/DFSDM/COMP1USART1/USART2/USART3UART4/LPUART1/CAN1CAN1/TSCCAN1/USB/QUADSPISDMMC1/COMP1/COMP2SAI1TIM2/TIM15/TIM16/LPTIM2EVENTOUTADCCOMPDAC
3PortAPA0TIM2_CH1USART2_CTSUART4_TXCOMP1_OUTSAI1_EXTCLKTIM2_ETREVENTOUTADC12_IN5COMP1_INM
4PortAPA1TIM2_CH2I2C1_SMBASPI1_SCKUSART2_RTS/USART2_DEUART4_RXTIM15_CH1NEVENTOUTADC12_IN6COMP1_INP
5PortAPA2TIM2_CH3USART2_TXLPUART1_TXQUADSPI_BK1_NCSCOMP2_OUTTIM15_CH1EVENTOUTADC12_IN7COMP2_INM
6PortAPA3TIM2_CH4USART2_RXLPUART1_RXQUADSPI_CLKSAI1_MCLK_ATIM15_CH2EVENTOUTADC12_IN8COMP2_INP
7PortAPA4SPI1_NSSSPI3_NSSUSART2_CKSAI1_FS_BLPTIM2_OUTEVENTOUTADC12_IN9COMP1_INM/COMP2_INMDAC1_OUT1
8PortAPA5TIM2_CH1TIM2_ETRSPI1_SCKDFSDM1_CKOUTLPTIM2_ETREVENTOUTADC12_IN10COMP1_INM/COMP2_INM
9PortAPA6TIM1_BKINTIM3_CH1SPI1_MISOCOMP1_OUTUSART3_CTSLPUART1_CTSQUADSPI_BK1_IO3TIM1_BKIN_COMP2TIM16_CH1EVENTOUTADC12_IN11
10PortAPA7TIM1_CH1NTIM3_CH2I2C3_SCLSPI1_MOSIDFSDM1_DATIN0QUADSPI_BK1_IO2COMP2_OUTEVENTOUTADC12_IN12
11PortAPA8MCOTIM1_CH1DFSDM1_CKIN1USART1_CKSAI1_SCK_ALPTIM2_OUTEVENTOUT
12PortAPA9TIM1_CH2I2C1_SCLDFSDM1_DATIN1USART1_TXSAI1_FS_ATIM15_BKINEVENTOUT
13PortAPA10TIM1_CH3I2C1_SDAUSART1_RXUSBCRS_SYNCSAI1_SD_AEVENTOUT
14PortAPA11TIM1_CH4TIM1_BKIN2SPI1_MISOCOMP1_OUTUSART1_CTSCAN1_RXUSBDMTIM1_BKIN2_COMP1EVENTOUT
15PortAPA12TIM1_ETRSPI1_MOSIUSART1_RTS/USART1_DECAN1_TXUSBDPEVENTOUT
16PortAPA13JTMS/SWDIOIR_OUTUSBNOESAI1_SD_BEVENTOUT
17PortAPA14JTCK/SWCLKLPTIM1_OUTI2C1_SMBAI2C4_SMBASAI1_FS_BEVENTOUT
18PortAPA15JTDITIM2_CH1TIM2_ETRUSART2_RXSPI1_NSSSPI3_NSSUSART3_RTS/USART3_DEUART4_RTS/UART4_DETSC_G3_IO1EVENTOUT
19PortBPB0TIM1_CH2NTIM3_CH3SPI1_NSSDFSDM1_CKIN0USART3_CKQUADSPI_BK1_IO1COMP1_OUTSAI1_EXTCLKEVENTOUTADC12_IN15
20PortBPB1TIM1_CH3NTIM3_CH4DFSDM_DATIN0USART3_RTS/USART3_DELPUART1_RTS/LPUART1_DEQUADSPI_BK1_IO0LPTIM2_IN1EVENTOUTADC12_IN16COMP1_INN
21PortBPB2RTC_OUTLPTIM1_OUTI2C3_SMBADFSDM_CKIN0EVENTOUTCOMP1_INP
22PortBPB3JTDO/TRACESWOTIM2_CH2SPI1_SCKSPI3_SCKUSART1_RTS/USART1_DESAI1_SCK_BEVENTOUTCOMP2_INM
23PortBPB4NJTRSTTIM3_CH1I2C3_SDASPI1_MISOSPI3_MISOUSART1_CTSTSC_G2_IO1SAI1_MCLK_BEVENTOUTCOMP2_INP
24PortBPB5LPTIM1_IN1TIM3_CH2CAN1_RXI2C1_SMBASPI1_MOSISPI3_MOSIUSART1_CKTSC_G2_IO2COMP2_OUTSAI1_SD_BTIM16_BKINEVENTOUT
25PortBPB6LPTIM1_ETRI2C1_SCLI2C4_SCLUSART1_TXCAN1_TXTSC_G2_IO3SAI1_FS_BTIM16_CH1NEVENTOUTCOMP2_INP
26PortBPB7LPTIM1_IN2I2C1_SDAI2C4_SDAUSART1_RXUART4_CTSTSC_G2_IO4EVENTOUTCOMP2_INM
27PortBPB8I2C1_SCLCAN1_RXSDMMC1_D4SAI1_MCLK_ATIM16_CH1EVENTOUT
28PortBPB9IR_OUTI2C1_SDASPI2_NSSCAN1_TXSDMMC1_D5SAI1_FS_AEVENTOUT
29PortBPB10TIM2_CH3I2C4_SCLI2C2_SCLSPI2_SCKUSART3_TXLPUART1_RXTSC_SYNCQUADSPI_CLKCOMP1_OUTSAI1_SCK_AEVENTOUT
30PortBPB11TIM2_CH4I2C4_SDAI2C2_SDAUSART3_RXLPUART1_TXQUADSPI_NCSCOMP2_OUTEVENTOUT
31PortBPB12TIM1_BKINTIM1_BKIN_COMP2I2C2_SMBASPI2_NSSDFSDM_DATIN1USART3_CKLPUART1_RTS/LPUART1_DETSC_G1_IO1CAN1_RXSAI1_FS_ATIM15_BKINEVENTOUT
32PortBPB13TIM1_CH1NI2C2_SCLSPI2_SCKDFSDM_CKIN1USART3_CTSLPUART1_CTSTSC_G1_IO2CAN1_TXSAI1_SCK_ATIM15_CH1NEVENTOUT
33PortBPB14TIM1_CH2NI2C2_SDASPI2_MISODFSDM_DATIN2USART3_RTS/USART3_DETSC_G1_IO3SAI1_MCLK_ATIM15_CH1EVENTOUT
34PortBPB15RTC_REFINTIM1_CH3NSPI2_MOSIDFSDM_CKIN2TSC_G1_IO4SAI1_SD_ATIM15_CH2EVENTOUT
35PortCPC0LPTIM1_IN1I2C4_SCLI2C3_SCLLPUART1_RXLPTIM2_IN1EVENTOUTADC123_IN1
36PortCPC1TRACED0LPTIM1_OUTI2C4_SDAI2C3_SDALPUART1_TXEVENTOUTADC123_IN2
37PortCPC2LPTIM1_IN2SPI2_MISODFSDM_CKOUTEVENTOUTADC123_IN3
38PortCPC3LPTIM1_ETRSPI2_MOSISAI1_SD_ALPTIM2_ETREVENTOUTADC123_IN4
39PortCPC4USART3_TXEVENTOUTADC12_IN13COMP1_INM
40PortCPC5USART3_RXEVENTOUTADC12_IN14COMP1_INP
41PortCPC6TIM3_CH1DFSDM_CKIN3TSC_G4_IO1SDMMC1_D6EVENTOUT
42PortCPC7TIM3_CH2DFSDM_DATIN3TSC_G4_IO2SDMMC1_D7EVENTOUT
43PortCPC8TIM3_CH3TSC_G4_IO3SDMMC1_D0EVENTOUT
44PortCPC9TIM3_CH4TSC_G4_IO4USBNOESDMMC1_D1EVENTOUT
45PortCPC10TRACED1SPI3_SCKUSART3_TXUART4_TXTSC_G3_IO2SDMMC1_D2EVENTOUT
46PortCPC11SPI3_MISOUSART3_RXUART4_RXTSC_G3_IO3SDMMC1_D3EVENTOUT
47PortCPC12TRACED3SPI3_MOSIUSART3_CKTSC_G3_IO4SDMMC1_CKEVENTOUT
48PortCPC13EVENTOUT
49PortCPC14EVENTOUT
50PortCPC15EVENTOUT
51PortDPD0SPI2_NSSCAN1_RXEVENTOUT
52PortDPD1SPI2_SCKCAN1_TXEVENTOUT
53PortDPD2TRACED2TIM3_ETRUSART3_RTS/USART3_DETSC_SYNCSDMMC1_CMDEVENTOUT
54PortDPD3SPI2_MISODFSDM_DATIN0USART2_CTSQUADSPI_BK2_NCSEVENTOUT
55PortDPD4SPI2_MOSIDFSDM_CKIN0USART2_RTS/USART2_DEQUADSPI_BK2_IO0EVENTOUT
56PortDPD5USART2_TXQUADSPI_BK2_IO1EVENTOUT
57PortDPD6DFSDM_DATIN1USART2_RXQUADSPI_BK2_IO2SAI1_SD_AEVENTOUT
58PortDPD7DFSDM_CKIN1USART2_CKQUADSPI_BK2_IO3EVENTOUT
59PortDPD8USART3_TXEVENTOUT
60PortDPD9USART3_RXEVENTOUT
61PortDPD10USART3_CKTSC_G6_IO1EVENTOUT
62PortDPD11I2C4_SMBAUSART3_CTSTSC_G6_IO2LPTIM2_ETREVENTOUT
63PortDPD12I2C4_SCLUSART3_RTS/USART3_DETSC_G6_IO3LPTIM2_IN1EVENTOUT
64PortDPD13I2C4_SDATSC_G6_IO4LPTIM2_OUTEVENTOUT
65PortDPD14EVENTOUT
66PortDPD15EVENTOUT
67PortEPE0TIM16_CH1EVENTOUT
68PortEPE1EVENTOUT
69PortEPE2TRACECLKTIM3_ETRTSC_G7_IO1SAI1_MCLK_AEVENTOUT
70PortEPE3TRACED0TIM3_CH1TSC_G7_IO2SAI1_SD_BEVENTOUT
71PortEPE4TRACED1TIM3_CH2DFSDM_DATIN3TSC_G7_IO3SAI1_FS_AEVENTOUT
72PortEPE5TRACED2TIM3_CH3DFSDM_CKIN3TSC_G7_IO4SAI1_SCK_AEVENTOUT
73PortEPE6TRACED3TIM3_CH4SAI1_SD_AEVENTOUT
74PortEPE7TIM1_ETRDFSDM_DATIN2SAI1_SD_BEVENTOUT
75PortEPE8TIM1_CH1NDFSDM_CKIN2SAI1_SCK_BEVENTOUT
76PortEPE9TIM1_CH1DFSDM_CKOUTSAI1_FS_BEVENTOUT
77PortEPE10TIM1_CH2NTSC_G5_IO1QUADSPI_CLKSAI1_MCLK_BEVENTOUT
78PortEPE11TIM1_CH2TSC_G5_IO2QUADSPI_BK1_NCSEVENTOUT
79PortEPE12TIM1_CH3NSPI1_NSSTSC_G5_IO3QUADSPI_BK1_IO0EVENTOUT
80PortEPE13TIM1_CH3SPI1_SCKTSC_G5_IO4QUADSPI_BK1_IO1EVENTOUT
81PortEPE14TIM1_CH4TIM1_BKIN2TIM1_BKIN2_COMP2SPI1_MISOQUADSPI_BK1_IO2EVENTOUT
82PortEPE15TIM1_BKINTIM1_BKIN_COMP1SPI1_MOSIQUADSPI_BK1_IO3EVENTOUT
83PortHPH0EVENTOUT
84PortHPH1EVENTOUT
85PortHPH3