Browse Source

Fix the value of io base/io limit register when setting the pcie host

Target:LS2K

Change-Id: I2d3c052cf9474b23a79e717b8507a60a74b627a4
Signed-off-by: Xuefeng Li <lixuefeng@loongson.cn>
master
Xuefeng Li 7 years ago
parent
commit
15a97e6bfc
  1. 2
      Targets/LS2K/ls2k/tgt_machdep.c

2
Targets/LS2K/ls2k/tgt_machdep.c

@ -1851,7 +1851,7 @@ void ls_pcie_mem_fixup(struct pci_config_data *pdata)
_pci_conf_write32(dev, 0x24, val); _pci_conf_write32(dev, 0x24, val);
/*write io upper 16bit base and io upper 16bit limit*/ /*write io upper 16bit base and io upper 16bit limit*/
val = ((pdata->io_start >> 16)&0xffff)|(pdata->io_end&0xffff0000); val = ((pdata->io_start >> 16)&0xff)|(pdata->io_end&0xff0000);
_pci_conf_write32(dev, 0x30, val); _pci_conf_write32(dev, 0x30, val);
/*write io base and io limit*/ /*write io base and io limit*/
val = ((pdata->io_start >> 8)&0xf0)|(pdata->io_end & 0xf0); val = ((pdata->io_start >> 8)&0xf0)|(pdata->io_end & 0xf0);

Loading…
Cancel
Save