|
|
@ -260,12 +260,13 @@ |
|
|
|
set_Xbar_win(0xbbd80000, 1, 5, 0xffffffffc0000000, 0xffffffffc0000000, 0x00000040800000f3) # 3~4G |
|
|
|
|
|
|
|
#PCIE window |
|
|
|
set_Xbar_win(0xbbd80000, 4, 0, 0x0000000000000000, 0xffffffffc0000000, 0x00000010800000f3) # 0~1G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 1, 0x0000000040000000, 0xffffffffc0000000, 0x00000020800000f3) # 1~2G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 2, 0x0000000080000000, 0xffffffffc0000000, 0x00000030800000f3) # 2~3G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 3, 0x00000000c0000000, 0xffffffffc0000000, 0x00000040800000f3) # 3~4G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 4, 0xffffffff80000000, 0xffffffffc0000000, 0x00000030800000f3) # 2~3G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 5, 0xffffffffc0000000, 0xffffffffc0000000, 0x00000040800000f3) # 3~4G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 0, 0x0000000000000000, 0xfffffffffffff000, 0x000000001fd00081) # lower 256M |
|
|
|
set_Xbar_win(0xbbd80000, 4, 1, 0x0000000000000000, 0xffffffffc0000000, 0x00000010800000f3) # 0~1G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 2, 0x0000000040000000, 0xffffffffc0000000, 0x00000020800000f3) # 1~2G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 3, 0x0000000080000000, 0xffffffffc0000000, 0x00000030800000f3) # 2~3G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 4, 0x00000000c0000000, 0xffffffffc0000000, 0x00000040800000f3) # 3~4G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 5, 0xffffffff80000000, 0xffffffffc0000000, 0x00000030800000f3) # 2~3G |
|
|
|
set_Xbar_win(0xbbd80000, 4, 6, 0xffffffffc0000000, 0xffffffffc0000000, 0x00000040800000f3) # 3~4G |
|
|
|
|
|
|
|
#ifdef UMA_VRAM_MODE |
|
|
|
set_Xbar_win(0xbbd82000, 6, 7, 0x0000000000000000, 0x0000000000000000, 0x00000000000000f0) # others, all to L2$ |
|
|
|