ls2k
/
pmon
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
1325 Commits
1 Branch
0 Tags
54 MiB
Tree: e5ca36382c
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'e5ca36382c'
${ noResults }
Commit Graph

30 Commits (e5ca36382cb20b8ca357463f4a03b952c77762f1)

Author SHA1 Message Date
xuwenrui 21460b17a0 Set HT-access cache/uncache before goto kernel
6 years ago
baoqingyuan 2b10ae1fb9 3a2000 dll clk loop test trainning
7 years ago
Huang Shuai 11478f5582 unify DISABLE_DDR_A15 for 3A2000 and 3A3000
7 years ago
zhangbaoqi 984de8613a Update the 3A3000 BBGEN configuration.
8 years ago
liuzhijia 23ca286d55 add the func to 3a2000 and 3a3000 @leveling
8 years ago
lixuefeng 269e6bc5d8 Fixup highmem size for loongson3
8 years ago
lixuefeng 53ce8f62db Fixup the CPU and memory frequency display
9 years ago
zhangbaoqi ab5588e66f 3A8: Fix the ddr freq show error.
9 years ago
Huang Shuai a193d5320f change DDR DLL to nobypas mode, now reboot and stability test OK
9 years ago
Huang Shuai 60696fe9ae add support for kingston 2G UDIMM at 400MHz
9 years ago
zhangbaoqi 90fa065c22 3A8:Disable 3A2000 sw combine function.
9 years ago
Huang Pei e6a25897a0 fix unintended address mapping and two ehci bar issue on 3a780e, 3a8780e,
9 years ago
Huang Pei b614242f9a power down pll L1 first for 3a8
9 years ago
Huang Pei 76b496aa79 Fix the bug of the hot-fix code for mother-board lack of DDR_A15 pin. (please define DDR_ADDR_PIN_15 before including "loongson*_ddr2_config.S")
9 years ago
Huang Shuai 96cbab3242 optimise the 3a8780e DDR performace at 667MHz for SCS 8G RDIMM(the RL and tRFC almost the minimum), now 2MC 667MHz SPEC refx3 pass
10 years ago
Huang Pei 0322aa5c50 merge 3a8b93c319872db52a4566efbab86634c5d65be9 from Huang Shuai change parameter for RDIMM on 3a8780e, now the 2 channel RDIMM can work at 667MHz stable
10 years ago
Chen Xinke 943fa7143a Organize the MC initialization related code for 3B5+/3A8.
9 years ago
Huang Pei 8a184568ef print BogoMIPS for new board instead of cpu freq
10 years ago
Huang Pei 00e4cdda69 fix board info description
10 years ago
Huang Pei 0499cdba70 assume all cores are ok
10 years ago
Huang Pei 2df9c7d9e6 add L2 Xbar Scache interleave, disabled by default
10 years ago
Huang Pei eda4112f1d fix the cp0 prid to 0x146308
10 years ago
Huang Pei 9eff8640dd clean up start.S and let the beep out
10 years ago
Huang Pei 810f8983b8 remove duplicated win configuration and add scache selection (no used by default)
10 years ago
Huang Pei 39045092a4 remove unused files and clean up indent
10 years ago
Huang Pei ed4ad00624 fix XIE set with ELPA by mistake
10 years ago
Huang Pei acb5847b15 change mem freq info print
10 years ago
Huang Pei a13c95949c import devel commit 34e8b77211a4c6c51ef99e027d4d34dde6f9d9e6 ON 3a878e
10 years ago
Huang Pei ebc78ca3b8 import devel commit c36de43fb41bde2a57a262a1a0cf3d132d3ab655 from
10 years ago
Huang Pei 19b4cbf178 add 3a8780e support
10 years ago