|
@ -78,7 +78,7 @@ |
|
|
#define ADC2_BASE (PERIPH_BASE_APB2 + 0x2000) |
|
|
#define ADC2_BASE (PERIPH_BASE_APB2 + 0x2000) |
|
|
#define ADC3_BASE (PERIPH_BASE_APB2 + 0x2000) |
|
|
#define ADC3_BASE (PERIPH_BASE_APB2 + 0x2000) |
|
|
/* PERIPH_BASE_APB2 + 0x2400 (0x4001 2400 - 0x4001 27FF): Reserved */ |
|
|
/* PERIPH_BASE_APB2 + 0x2400 (0x4001 2400 - 0x4001 27FF): Reserved */ |
|
|
#define SDIO_BASE (PERIPH_BASE_APB2 + 0x2800) |
|
|
#define SDIO_BASE (PERIPH_BASE_APB2 + 0x2C00) |
|
|
/* PERIPH_BASE_APB2 + 0x2C00 (0x4001 2C00 - 0x4001 2FFF): Reserved */ |
|
|
/* PERIPH_BASE_APB2 + 0x2C00 (0x4001 2C00 - 0x4001 2FFF): Reserved */ |
|
|
#define SPI1_BASE (PERIPH_BASE_APB2 + 0x3000) |
|
|
#define SPI1_BASE (PERIPH_BASE_APB2 + 0x3000) |
|
|
/* PERIPH_BASE_APB2 + 0x3400 (0x4001 3400 - 0x4001 37FF): Reserved */ |
|
|
/* PERIPH_BASE_APB2 + 0x3400 (0x4001 3400 - 0x4001 37FF): Reserved */ |
|
|