Browse Source
Believe gpio is complete, but untested without finishing at least the RCC defines. RCC defines are a work in progresspull/54/head
Karl Palsson
12 years ago
11 changed files with 1113 additions and 2 deletions
@ -0,0 +1,165 @@ |
|||
##
|
|||
## This file is part of the libopencm3 project.
|
|||
##
|
|||
## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
|
|||
## Copyright (C) 2010 Piotr Esden-Tempski <piotr@esden.net>
|
|||
##
|
|||
## This library is free software: you can redistribute it and/or modify
|
|||
## it under the terms of the GNU Lesser General Public License as published by
|
|||
## the Free Software Foundation, either version 3 of the License, or
|
|||
## (at your option) any later version.
|
|||
##
|
|||
## This library is distributed in the hope that it will be useful,
|
|||
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|||
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|||
## GNU Lesser General Public License for more details.
|
|||
##
|
|||
## You should have received a copy of the GNU Lesser General Public License
|
|||
## along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|||
##
|
|||
|
|||
PREFIX ?= arm-none-eabi |
|||
#PREFIX ?= arm-elf
|
|||
CC = $(PREFIX)-gcc |
|||
LD = $(PREFIX)-gcc |
|||
OBJCOPY = $(PREFIX)-objcopy |
|||
OBJDUMP = $(PREFIX)-objdump |
|||
GDB = $(PREFIX)-gdb |
|||
# If you are copying this file to use in your own project,
|
|||
# You will need to change this... (Leave unset to assume installed
|
|||
# in the toolchain itself)
|
|||
#OPENCM3_DIR ?= /opt/libopencm3/$(PREFIX)
|
|||
OPENCM3_DIR ?= ../../../../.. |
|||
|
|||
ARCH_FLAGS = -mcpu=cortex-m3 -mthumb -msoft-float |
|||
CFLAGS += -g -Os -Wall -Wextra \
|
|||
-fno-common $(ARCH_FLAGS) -MD -DSTM32L1 |
|||
LDSCRIPT ?= $(BINARY).ld |
|||
LDFLAGS += -Wl,--start-group -lc -lgcc -lnosys -Wl,--end-group \
|
|||
-T$(LDSCRIPT) -nostartfiles -Wl,--gc-sections \
|
|||
$(ARCH_FLAGS) -mfix-cortex-m3-ldrd |
|||
|
|||
ifneq ($(OPENCM3_DIR),) |
|||
CFLAGS += -I$(OPENCM3_DIR)/include |
|||
LDFLAGS += -L$(OPENCM3_DIR)/lib -L$(OPENCM3_DIR)/lib/stm32/l1 |
|||
SCRIPT_DIR = $(OPENCM3_DIR)/share |
|||
else |
|||
SCRIPT_DIR = $(shell dirname $(shell readlink -f $(shell which $(PREFIX)-gcc)))/../$(PREFIX)/share |
|||
endif |
|||
|
|||
OBJS += $(BINARY).o |
|||
|
|||
OOCD ?= openocd |
|||
OOCD_INTERFACE ?= flossjtag |
|||
OOCD_BOARD ?= olimex_stm32_h103 |
|||
# Black magic probe specific variables
|
|||
# Set the BMP_PORT to a serial port and then BMP is used for flashing
|
|||
BMP_PORT ?= |
|||
# texane/stlink can be used by uncommenting this...
|
|||
# or defining it in your own makefiles
|
|||
#STLINK_PORT ?= :4242
|
|||
|
|||
# Be silent per default, but 'make V=1' will show all compiler calls.
|
|||
ifneq ($(V),1) |
|||
Q := @ |
|||
NULL := 2>/dev/null |
|||
else |
|||
LDFLAGS += -Wl,--print-gc-sections |
|||
endif |
|||
|
|||
.SUFFIXES: .elf .bin .hex .srec .list .images |
|||
.SECONDEXPANSION: |
|||
.SECONDARY: |
|||
|
|||
all: images |
|||
|
|||
images: $(BINARY).images |
|||
flash: $(BINARY).flash |
|||
|
|||
%.images: %.bin %.hex %.srec %.list |
|||
@#echo "*** $* images generated ***" |
|||
|
|||
%.bin: %.elf |
|||
@#printf " OBJCOPY $(*).bin\n" |
|||
$(Q)$(OBJCOPY) -Obinary $(*).elf $(*).bin |
|||
|
|||
%.hex: %.elf |
|||
@#printf " OBJCOPY $(*).hex\n" |
|||
$(Q)$(OBJCOPY) -Oihex $(*).elf $(*).hex |
|||
|
|||
%.srec: %.elf |
|||
@#printf " OBJCOPY $(*).srec\n" |
|||
$(Q)$(OBJCOPY) -Osrec $(*).elf $(*).srec |
|||
|
|||
%.list: %.elf |
|||
@#printf " OBJDUMP $(*).list\n" |
|||
$(Q)$(OBJDUMP) -S $(*).elf > $(*).list |
|||
|
|||
ifeq ($(OPENCM3_DIR),) |
|||
%.elf: $(OBJS) $(LDSCRIPT) |
|||
else |
|||
%.elf: $(OBJS) $(LDSCRIPT) $(OPENCM3_DIR)/lib/stm32/l1/libopencm3_stm32l1.a |
|||
endif |
|||
@#printf " LD $(subst $(shell pwd)/,,$(@))\n" |
|||
$(Q)$(LD) -o $(*).elf $(OBJS) -lopencm3_stm32l1 $(LDFLAGS) |
|||
|
|||
%.o: %.c Makefile |
|||
@#printf " CC $(subst $(shell pwd)/,,$(@))\n" |
|||
$(Q)$(CC) $(CFLAGS) -o $@ -c $< |
|||
|
|||
clean: |
|||
$(Q)rm -f *.o |
|||
$(Q)rm -f *.d |
|||
$(Q)rm -f *.elf |
|||
$(Q)rm -f *.bin |
|||
$(Q)rm -f *.hex |
|||
$(Q)rm -f *.srec |
|||
$(Q)rm -f *.list |
|||
|
|||
ifeq ($(STLINK_PORT),) |
|||
ifeq ($(BMP_PORT),) |
|||
ifeq ($(OOCD_SERIAL),) |
|||
%.flash: %.hex |
|||
@printf " FLASH $<\n" |
|||
@# IMPORTANT: Don't use "resume", only "reset" will work correctly! |
|||
$(Q)$(OOCD) -f interface/$(OOCD_INTERFACE).cfg \
|
|||
-f board/$(OOCD_BOARD).cfg \
|
|||
-c "init" -c "reset init" \
|
|||
-c "stm32l1x mass_erase 0" \
|
|||
-c "flash write_image $(*).hex" \
|
|||
-c "reset" \
|
|||
-c "shutdown" $(NULL) |
|||
else |
|||
%.flash: %.hex |
|||
@printf " FLASH $<\n" |
|||
@# IMPORTANT: Don't use "resume", only "reset" will work correctly! |
|||
$(Q)$(OOCD) -f interface/$(OOCD_INTERFACE).cfg \
|
|||
-f board/$(OOCD_BOARD).cfg \
|
|||
-c "ft2232_serial $(OOCD_SERIAL)" \
|
|||
-c "init" -c "reset init" \
|
|||
-c "stm32l1x mass_erase 0" \
|
|||
-c "flash write_image $(*).hex" \
|
|||
-c "reset" \
|
|||
-c "shutdown" $(NULL) |
|||
endif |
|||
else |
|||
%.flash: %.elf |
|||
@echo " GDB $(*).elf (flash)" |
|||
$(Q)$(GDB) --batch \
|
|||
-ex 'target extended-remote $(BMP_PORT)' \
|
|||
-x $(TOOLCHAIN_DIR)/scripts/black_magic_probe_flash.scr \
|
|||
$(*).elf |
|||
endif |
|||
else |
|||
%.flash: %.elf |
|||
@echo " GDB $(*).elf (flash)" |
|||
$(Q)$(GDB) --batch \
|
|||
-ex 'target extended-remote $(STLINK_PORT)' \
|
|||
-x $(SCRIPT_DIR)/libopencm3/scripts/stlink_flash.scr \
|
|||
$(*).elf |
|||
endif |
|||
|
|||
.PHONY: images clean |
|||
|
|||
-include $(OBJS:.o=.d) |
|||
|
|||
@ -0,0 +1,25 @@ |
|||
##
|
|||
## This file is part of the libopencm3 project.
|
|||
##
|
|||
## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
|
|||
##
|
|||
## This library is free software: you can redistribute it and/or modify
|
|||
## it under the terms of the GNU Lesser General Public License as published by
|
|||
## the Free Software Foundation, either version 3 of the License, or
|
|||
## (at your option) any later version.
|
|||
##
|
|||
## This library is distributed in the hope that it will be useful,
|
|||
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|||
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|||
## GNU Lesser General Public License for more details.
|
|||
##
|
|||
## You should have received a copy of the GNU Lesser General Public License
|
|||
## along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|||
##
|
|||
|
|||
BINARY = miniblink |
|||
|
|||
LDSCRIPT = ../stm32l15xxB.ld |
|||
|
|||
include ../../Makefile.include |
|||
|
|||
@ -0,0 +1,9 @@ |
|||
------------------------------------------------------------------------------ |
|||
README |
|||
------------------------------------------------------------------------------ |
|||
|
|||
This is the smallest-possible example program using libopencm3. |
|||
|
|||
It's intended for the ST STM32L-DISCOVERY eval board. It should blink |
|||
the blue LED on the board. |
|||
|
|||
@ -0,0 +1,72 @@ |
|||
/*
|
|||
* This file is part of the libopencm3 project. |
|||
* |
|||
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de> |
|||
* Copyright (C) 2011 Stephen Caudle <scaudle@doceme.com> |
|||
* Copyright (C) 2012 Karl Palsson <karlp@tweak.net.au> |
|||
* |
|||
* This library is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU Lesser General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This library is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU Lesser General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU Lesser General Public License |
|||
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|||
*/ |
|||
|
|||
#include <libopencm3/stm32/l1/rcc.h> |
|||
#include <libopencm3/stm32/l1/gpio.h> |
|||
|
|||
#define PORT_LED GPIOB |
|||
#define PIN_LED GPIO6 |
|||
|
|||
void gpio_setup(void) |
|||
{ |
|||
/* Enable GPIOB clock. */ |
|||
/* Manually: */ |
|||
RCC_AHBENR |= RCC_AHBENR_IOPBEN; |
|||
/* Using API functions: */ |
|||
//rcc_peripheral_enable_clock(&RCC_AHBENR, RCC_AHBENR_IOPBEN);
|
|||
|
|||
/* Set GPIO6 (in GPIO port B) to 'output push-pull'. */ |
|||
/* Using API functions: */ |
|||
gpio_mode_setup(PORT_LED, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, PIN_LED); |
|||
} |
|||
|
|||
int main(void) |
|||
{ |
|||
int i; |
|||
|
|||
gpio_setup(); |
|||
|
|||
/* Blink the LED (PC8) on the board. */ |
|||
while (1) { |
|||
/* Manually: */ |
|||
// GPIOD_BSRR = GPIO12; /* LED off */
|
|||
// for (i = 0; i < 1000000; i++) /* Wait a bit. */
|
|||
// __asm__("nop");
|
|||
// GPIOD_BRR = GPIO12; /* LED on */
|
|||
// for (i = 0; i < 1000000; i++) /* Wait a bit. */
|
|||
// __asm__("nop");
|
|||
|
|||
/* Using API functions gpio_set()/gpio_clear(): */ |
|||
// gpio_set(GPIOD, GPIO12); /* LED off */
|
|||
// for (i = 0; i < 1000000; i++) /* Wait a bit. */
|
|||
// __asm__("nop");
|
|||
// gpio_clear(GPIOD, GPIO12); /* LED on */
|
|||
// for (i = 0; i < 1000000; i++) /* Wait a bit. */
|
|||
// __asm__("nop");
|
|||
|
|||
/* Using API function gpio_toggle(): */ |
|||
gpio_toggle(PORT_LED, PORT_LED); /* LED on/off */ |
|||
for (i = 0; i < 1000000; i++) /* Wait a bit. */ |
|||
__asm__("nop"); |
|||
} |
|||
|
|||
return 0; |
|||
} |
|||
@ -0,0 +1,241 @@ |
|||
/*
|
|||
* This file is part of the libopencm3 project. |
|||
* |
|||
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de> |
|||
* Copyright (C) 2012 Piotr Esden-Tempski <piotr@esden.net> |
|||
* Copyright (C) 2012 Karl Palsson <karlp@tweak.net.au> |
|||
* |
|||
* This library is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU Lesser General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This library is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU Lesser General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU Lesser General Public License |
|||
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|||
*/ |
|||
|
|||
#ifndef LIBOPENCM3_GPIO_H |
|||
#define LIBOPENCM3_GPIO_H |
|||
|
|||
#include <libopencm3/stm32/memorymap.h> |
|||
#include <libopencm3/cm3/common.h> |
|||
|
|||
/* --- Convenience macros -------------------------------------------------- */ |
|||
|
|||
/* GPIO port base addresses (for convenience) */ |
|||
#define GPIOA GPIO_PORT_A_BASE |
|||
#define GPIOB GPIO_PORT_B_BASE |
|||
#define GPIOC GPIO_PORT_C_BASE |
|||
#define GPIOD GPIO_PORT_D_BASE |
|||
#define GPIOE GPIO_PORT_E_BASE |
|||
#define GPIOH GPIO_PORT_H_BASE |
|||
|
|||
/* GPIO number definitions (for convenience) */ |
|||
#define GPIO0 (1 << 0) |
|||
#define GPIO1 (1 << 1) |
|||
#define GPIO2 (1 << 2) |
|||
#define GPIO3 (1 << 3) |
|||
#define GPIO4 (1 << 4) |
|||
#define GPIO5 (1 << 5) |
|||
#define GPIO6 (1 << 6) |
|||
#define GPIO7 (1 << 7) |
|||
#define GPIO8 (1 << 8) |
|||
#define GPIO9 (1 << 9) |
|||
#define GPIO10 (1 << 10) |
|||
#define GPIO11 (1 << 11) |
|||
#define GPIO12 (1 << 12) |
|||
#define GPIO13 (1 << 13) |
|||
#define GPIO14 (1 << 14) |
|||
#define GPIO15 (1 << 15) |
|||
#define GPIO_ALL 0xffff |
|||
|
|||
/* --- GPIO registers ------------------------------------------------------ */ |
|||
|
|||
/* Port mode register (GPIOx_MODER) */ |
|||
#define GPIO_MODER(port) MMIO32(port + 0x00) |
|||
#define GPIOA_MODER GPIO_MODER(GPIOA) |
|||
#define GPIOB_MODER GPIO_MODER(GPIOB) |
|||
#define GPIOC_MODER GPIO_MODER(GPIOC) |
|||
#define GPIOD_MODER GPIO_MODER(GPIOD) |
|||
#define GPIOE_MODER GPIO_MODER(GPIOE) |
|||
#define GPIOH_MODER GPIO_MODER(GPIOH) |
|||
|
|||
/* Port output type register (GPIOx_OTYPER) */ |
|||
#define GPIO_OTYPER(port) MMIO32(port + 0x04) |
|||
#define GPIOA_OTYPER GPIO_OTYPER(GPIOA) |
|||
#define GPIOB_OTYPER GPIO_OTYPER(GPIOB) |
|||
#define GPIOC_OTYPER GPIO_OTYPER(GPIOC) |
|||
#define GPIOD_OTYPER GPIO_OTYPER(GPIOD) |
|||
#define GPIOE_OTYPER GPIO_OTYPER(GPIOE) |
|||
#define GPIOH_OTYPER GPIO_OTYPER(GPIOH) |
|||
|
|||
/* Port output speed register (GPIOx_OSPEEDR) */ |
|||
#define GPIO_OSPEEDR(port) MMIO32(port + 0x08) |
|||
#define GPIOA_OSPEEDR GPIO_OSPEEDR(GPIOA) |
|||
#define GPIOB_OSPEEDR GPIO_OSPEEDR(GPIOB) |
|||
#define GPIOC_OSPEEDR GPIO_OSPEEDR(GPIOC) |
|||
#define GPIOD_OSPEEDR GPIO_OSPEEDR(GPIOD) |
|||
#define GPIOE_OSPEEDR GPIO_OSPEEDR(GPIOE) |
|||
#define GPIOH_OSPEEDR GPIO_OSPEEDR(GPIOH) |
|||
|
|||
/* Port pull-up/pull-down register (GPIOx_PUPDR) */ |
|||
#define GPIO_PUPDR(port) MMIO32(port + 0x0c) |
|||
#define GPIOA_PUPDR GPIO_PUPDR(GPIOA) |
|||
#define GPIOB_PUPDR GPIO_PUPDR(GPIOB) |
|||
#define GPIOC_PUPDR GPIO_PUPDR(GPIOC) |
|||
#define GPIOD_PUPDR GPIO_PUPDR(GPIOD) |
|||
#define GPIOE_PUPDR GPIO_PUPDR(GPIOE) |
|||
#define GPIOH_PUPDR GPIO_PUPDR(GPIOH) |
|||
|
|||
/* Port input data register (GPIOx_IDR) */ |
|||
#define GPIO_IDR(port) MMIO32(port + 0x10) |
|||
#define GPIOA_IDR GPIO_IDR(GPIOA) |
|||
#define GPIOB_IDR GPIO_IDR(GPIOB) |
|||
#define GPIOC_IDR GPIO_IDR(GPIOC) |
|||
#define GPIOD_IDR GPIO_IDR(GPIOD) |
|||
#define GPIOE_IDR GPIO_IDR(GPIOE) |
|||
#define GPIOH_IDR GPIO_IDR(GPIOH) |
|||
|
|||
/* Port output data register (GPIOx_ODR) */ |
|||
#define GPIO_ODR(port) MMIO32(port + 0x14) |
|||
#define GPIOA_ODR GPIO_ODR(GPIOA) |
|||
#define GPIOB_ODR GPIO_ODR(GPIOB) |
|||
#define GPIOC_ODR GPIO_ODR(GPIOC) |
|||
#define GPIOD_ODR GPIO_ODR(GPIOD) |
|||
#define GPIOE_ODR GPIO_ODR(GPIOE) |
|||
#define GPIOH_ODR GPIO_ODR(GPIOH) |
|||
|
|||
/* Port bit set/reset register (GPIOx_BSRR) */ |
|||
#define GPIO_BSRR(port) MMIO32(port + 0x18) |
|||
#define GPIOA_BSRR GPIO_BSRR(GPIOA) |
|||
#define GPIOB_BSRR GPIO_BSRR(GPIOB) |
|||
#define GPIOC_BSRR GPIO_BSRR(GPIOC) |
|||
#define GPIOD_BSRR GPIO_BSRR(GPIOD) |
|||
#define GPIOE_BSRR GPIO_BSRR(GPIOE) |
|||
#define GPIOH_BSRR GPIO_BSRR(GPIOH) |
|||
|
|||
/* Port configuration lock register (GPIOx_LCKR) */ |
|||
#define GPIO_LCKR(port) MMIO32(port + 0x1C) |
|||
#define GPIOA_LCKR GPIO_LCKR(GPIOA) |
|||
#define GPIOB_LCKR GPIO_LCKR(GPIOB) |
|||
#define GPIOC_LCKR GPIO_LCKR(GPIOC) |
|||
#define GPIOD_LCKR GPIO_LCKR(GPIOD) |
|||
#define GPIOE_LCKR GPIO_LCKR(GPIOE) |
|||
#define GPIOH_LCKR GPIO_LCKR(GPIOH) |
|||
|
|||
/* Alternate function low register (GPIOx_AFRL) */ |
|||
#define GPIO_AFRL(port) MMIO32(port + 0x20) |
|||
#define GPIOA_AFRL GPIO_AFRL(GPIOA) |
|||
#define GPIOB_AFRL GPIO_AFRL(GPIOB) |
|||
#define GPIOC_AFRL GPIO_AFRL(GPIOC) |
|||
#define GPIOD_AFRL GPIO_AFRL(GPIOD) |
|||
#define GPIOE_AFRL GPIO_AFRL(GPIOE) |
|||
#define GPIOH_AFRL GPIO_AFRL(GPIOH) |
|||
|
|||
/* Alternate function high register (GPIOx_AFRH) */ |
|||
#define GPIO_AFRH(port) MMIO32(port + 0x24) |
|||
#define GPIOA_AFRH GPIO_AFRH(GPIOA) |
|||
#define GPIOB_AFRH GPIO_AFRH(GPIOB) |
|||
#define GPIOC_AFRH GPIO_AFRH(GPIOC) |
|||
#define GPIOD_AFRH GPIO_AFRH(GPIOD) |
|||
#define GPIOE_AFRH GPIO_AFRH(GPIOE) |
|||
#define GPIOH_AFRH GPIO_AFRH(GPIOH) |
|||
|
|||
/* --- GPIOx_MODER values-------------------------------------------- */ |
|||
|
|||
#define GPIO_MODE(n, mode) (mode << (2 * (n))) |
|||
#define GPIO_MODE_MASK(n) (0x3 << (2 * (n))) |
|||
#define GPIO_MODE_INPUT 0x00 /* Default */ |
|||
#define GPIO_MODE_OUTPUT 0x01 |
|||
#define GPIO_MODE_ALTFN 0x02 |
|||
#define GPIO_MODE_ANALOG 0x03 |
|||
|
|||
/* --- GPIOx_OTYPER values -------------------------------------------- */ |
|||
/* Output type (OTx values) */ |
|||
#define GPIO_OTYPE_PP 0x0 |
|||
#define GPIO_OTYPE_OD 0x1 |
|||
|
|||
/* Output speed values */ |
|||
#define GPIO_OSPEED(n, speed) (speed << (2 * (n))) |
|||
#define GPIO_OSPEED_MASK(n) (0x3 << (2 * (n))) |
|||
#define GPIO_OSPEED_400KHZ 0x0 |
|||
#define GPIO_OSPEED_2MHZ 0x1 |
|||
#define GPIO_OSPEED_10MHZ 0x2 |
|||
#define GPIO_OSPEED_40MHZ 0x3 |
|||
|
|||
/* --- GPIOx_PUPDR values ------------------------------------------- */ |
|||
|
|||
#define GPIO_PUPD(n, pupd) (pupd << (2 * (n))) |
|||
#define GPIO_PUPD_MASK(n) (0x3 << (2 * (n))) |
|||
#define GPIO_PUPD_NONE 0x0 |
|||
#define GPIO_PUPD_PULLUP 0x1 |
|||
#define GPIO_PUPD_PULLDOWN 0x2 |
|||
|
|||
/* --- GPIO_IDR values ----------------------------------------------------- */ |
|||
|
|||
/* GPIO_IDR[15:0]: IDRy[15:0]: Port input data (y = 0..15) */ |
|||
|
|||
/* --- GPIO_ODR values ----------------------------------------------------- */ |
|||
|
|||
/* GPIO_ODR[15:0]: ODRy[15:0]: Port output data (y = 0..15) */ |
|||
|
|||
/* --- GPIO_BSRR values ---------------------------------------------------- */ |
|||
|
|||
/* GPIO_BSRR[31:16]: BRy: Port x reset bit y (y = 0..15) */ |
|||
/* GPIO_BSRR[15:0]: BSy: Port x set bit y (y = 0..15) */ |
|||
|
|||
/* --- GPIO_LCKR values ---------------------------------------------------- */ |
|||
|
|||
#define GPIO_LCKK (1 << 16) |
|||
/* GPIO_LCKR[15:0]: LCKy: Port x lock bit y (y = 0..15) */ |
|||
|
|||
/* --- GPIOx_AFRL/H values ------------------------------------------------- */ |
|||
|
|||
/* Note: AFRL is used for bits 0..7, AFRH is used for 8..15 */ |
|||
/* See datasheet table 5, page 35 for the definitions */ |
|||
|
|||
#define GPIO_AFR(n, af) (af << ((n) * 4)) |
|||
#define GPIO_AFR_MASK(n) (0xf << ((n) * 4)) |
|||
#define GPIO_AF0 0x0 |
|||
#define GPIO_AF1 0x1 |
|||
#define GPIO_AF2 0x2 |
|||
#define GPIO_AF3 0x3 |
|||
#define GPIO_AF4 0x4 |
|||
#define GPIO_AF5 0x5 |
|||
#define GPIO_AF6 0x6 |
|||
#define GPIO_AF7 0x7 |
|||
#define GPIO_AF8 0x8 |
|||
#define GPIO_AF9 0x9 |
|||
#define GPIO_AF10 0xa |
|||
#define GPIO_AF11 0xb |
|||
#define GPIO_AF12 0xc |
|||
#define GPIO_AF13 0xd |
|||
#define GPIO_AF14 0xe |
|||
#define GPIO_AF15 0xf |
|||
|
|||
/* --- Function prototypes ------------------------------------------------- */ |
|||
|
|||
/*
|
|||
* L1, like F2 and F4, has the "new" GPIO peripheral, so use that style |
|||
* TODO: this should all really be moved to a "common" gpio header |
|||
*/ |
|||
|
|||
void gpio_mode_setup(u32 gpioport, u8 mode, u8 pull_up_down, u16 gpios); |
|||
void gpio_set_output_options(u32 gpioport, u8 otype, u8 speed, u16 gpios); |
|||
void gpio_set_af(u32 gpioport, u8 alt_func_num, u16 gpios); |
|||
|
|||
/* F1 compatible api */ |
|||
void gpio_set(u32 gpioport, u16 gpios); |
|||
void gpio_clear(u32 gpioport, u16 gpios); |
|||
u16 gpio_get(u32 gpioport, u16 gpios); |
|||
void gpio_toggle(u32 gpioport, u16 gpios); |
|||
u16 gpio_port_read(u32 gpioport); |
|||
void gpio_port_write(u32 gpioport, u16 data); |
|||
void gpio_port_config_lock(u32 gpioport, u16 gpios); |
|||
|
|||
#endif |
|||
@ -0,0 +1,453 @@ |
|||
/** @file
|
|||
|
|||
@ingroup STM32L1xx |
|||
|
|||
@brief <b>libopencm3 STM32L1xx Reset and Clock Control</b> |
|||
|
|||
@version 1.0.0 |
|||
|
|||
@author @htmlonly © @endhtmlonly 2009 Federico Ruiz-Ugalde \<memeruiz at gmail dot com\> |
|||
@author @htmlonly © @endhtmlonly 2009 Uwe Hermann <uwe@hermann-uwe.de> |
|||
@author @htmlonly © @endhtmlonly 2012 Karl Palsson <karlp@tweak.net.au> |
|||
|
|||
@date 18 May 2012 |
|||
|
|||
LGPL License Terms @ref lgpl_license |
|||
*/ |
|||
/** @defgroup STM32L1xx_rcc_defines
|
|||
|
|||
@brief Defined Constants and Types for the STM32L1xx Reset and Clock Control |
|||
|
|||
@ingroup STM32L1xx_defines |
|||
|
|||
LGPL License Terms @ref lgpl_license |
|||
|
|||
*/ |
|||
/*
|
|||
* This file is part of the libopencm3 project. |
|||
* |
|||
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de> |
|||
* Copyright (C) 2009 Federico Ruiz-Ugalde <memeruiz at gmail dot com> |
|||
* Copyright (C) 2012 Karl Palsson <karlp@tweak.net.au> |
|||
* |
|||
* This library is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU Lesser General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This library is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU Lesser General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU Lesser General Public License |
|||
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|||
* |
|||
* Originally based on the F1 code, as it seemed most similar to the L1 |
|||
* TODO: very incomplete still! |
|||
*/ |
|||
|
|||
#ifndef LIBOPENCM3_RCC_H |
|||
#define LIBOPENCM3_RCC_H |
|||
|
|||
#include <libopencm3/stm32/memorymap.h> |
|||
#include <libopencm3/cm3/common.h> |
|||
|
|||
/* --- RCC registers ------------------------------------------------------- */ |
|||
|
|||
#define RCC_CR MMIO32(RCC_BASE + 0x00) |
|||
#define RCC_ICSCR MMIO32(RCC_BASE + 0x04) |
|||
#define RCC_CFGR MMIO32(RCC_BASE + 0x08) |
|||
#define RCC_CIR MMIO32(RCC_BASE + 0x0c) |
|||
#define RCC_AHBRSTR MMIO32(RCC_BASE + 0x10) |
|||
#define RCC_APB2RSTR MMIO32(RCC_BASE + 0x14) |
|||
#define RCC_APB1RSTR MMIO32(RCC_BASE + 0x18) |
|||
#define RCC_AHBENR MMIO32(RCC_BASE + 0x1c) |
|||
#define RCC_APB2ENR MMIO32(RCC_BASE + 0x20) |
|||
#define RCC_APB1ENR MMIO32(RCC_BASE + 0x24) |
|||
#define RCC_AHBLPENR MMIO32(RCC_BASE + 0x28) |
|||
#define RCC_APB2LPENR MMIO32(RCC_BASE + 0x2c) |
|||
#define RCC_APB1LPENR MMIO32(RCC_BASE + 0x30) |
|||
#define RCC_CSR MMIO32(RCC_BASE + 0x34) |
|||
|
|||
/* --- RCC_CR values ------------------------------------------------------- */ |
|||
|
|||
/* RTCPRE[1:0] at 30:29 */ |
|||
#define RCC_CR_CSSON (1 << 28) |
|||
#define RCC_CR_PLLRDY (1 << 25) |
|||
#define RCC_CR_PLLON (1 << 24) |
|||
#define RCC_CR_HSEBYP (1 << 18) |
|||
#define RCC_CR_HSERDY (1 << 17) |
|||
#define RCC_CR_HSEON (1 << 16) |
|||
#define RCC_CR_MSIRDY (1 << 9) |
|||
#define RCC_CR_MSION (1 << 8) |
|||
#define RCC_CR_HSIRDY (1 << 1) |
|||
#define RCC_CR_HSION (1 << 0) |
|||
|
|||
/* --- RCC_ICSCR values ---------------------------------------------------- */ |
|||
|
|||
// TODO
|
|||
|
|||
/* --- RCC_CFGR values ----------------------------------------------------- */ |
|||
|
|||
/* MCOPRE */ |
|||
#define RCC_CFGR_MCOPRE_DIV1 0 |
|||
#define RCC_CFGR_MCOPRE_DIV2 1 |
|||
#define RCC_CFGR_MCOPRE_DIV4 2 |
|||
#define RCC_CFGR_MCOPRE_DIV8 3 |
|||
#define RCC_CFGR_MCOPRE_DIV16 4 |
|||
|
|||
/* MCO: Microcontroller clock output */ |
|||
#define RCC_CFGR_MCO_NOCLK 0x0 |
|||
#define RCC_CFGR_MCO_SYSCLK 0x1 |
|||
#define RCC_CFGR_MCO_HSICLK 0x2 |
|||
#define RCC_CFGR_MCO_MSICLK 0x3 |
|||
#define RCC_CFGR_MCO_HSECLK 0x4 |
|||
#define RCC_CFGR_MCO_PLLCLK 0x5 |
|||
#define RCC_CFGR_MCO_LSICLK 0x6 |
|||
#define RCC_CFGR_MCO_LSECLK 0x7 |
|||
|
|||
/* PLL Output division selection */ |
|||
#define RCC_CFGR_PLLDIV_DIV2 0x1 |
|||
#define RCC_CFGR_PLLDIV_DIV3 0x2 |
|||
#define RCC_CFGR_PLLDIV_DIV4 0x3 |
|||
|
|||
/* PLLMUL: PLL multiplication factor */ |
|||
#define RCC_CFGR_PLLMUL_MUL3 0x0 |
|||
#define RCC_CFGR_PLLMUL_MUL4 0x1 |
|||
#define RCC_CFGR_PLLMUL_MUL6 0x2 |
|||
#define RCC_CFGR_PLLMUL_MUL8 0x3 |
|||
#define RCC_CFGR_PLLMUL_MUL12 0x4 |
|||
#define RCC_CFGR_PLLMUL_MUL16 0x5 |
|||
#define RCC_CFGR_PLLMUL_MUL24 0x6 |
|||
#define RCC_CFGR_PLLMUL_MUL32 0x7 |
|||
#define RCC_CFGR_PLLMUL_MUL48 0x8 |
|||
|
|||
/* PLLSRC: PLL entry clock source */ |
|||
#define RCC_CFGR_PLLSRC_HSI_CLK 0x0 |
|||
#define RCC_CFGR_PLLSRC_HSE_CLK 0x1 |
|||
|
|||
/* PPRE2: APB high-speed prescaler (APB2) */ |
|||
#define RCC_CFGR_PPRE2_HCLK_NODIV 0x0 |
|||
#define RCC_CFGR_PPRE2_HCLK_DIV2 0x4 |
|||
#define RCC_CFGR_PPRE2_HCLK_DIV4 0x5 |
|||
#define RCC_CFGR_PPRE2_HCLK_DIV8 0x6 |
|||
#define RCC_CFGR_PPRE2_HCLK_DIV16 0x7 |
|||
|
|||
/* PPRE1: APB low-speed prescaler (APB1) */ |
|||
#define RCC_CFGR_PPRE1_HCLK_NODIV 0x0 |
|||
#define RCC_CFGR_PPRE1_HCLK_DIV2 0x4 |
|||
#define RCC_CFGR_PPRE1_HCLK_DIV4 0x5 |
|||
#define RCC_CFGR_PPRE1_HCLK_DIV8 0x6 |
|||
#define RCC_CFGR_PPRE1_HCLK_DIV16 0x7 |
|||
|
|||
/* HPRE: AHB prescaler */ |
|||
#define RCC_CFGR_HPRE_SYSCLK_NODIV 0x0 |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV2 0x8 |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV4 0x9 |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV8 0xa |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV16 0xb |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV64 0xc |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV128 0xd |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV256 0xe |
|||
#define RCC_CFGR_HPRE_SYSCLK_DIV512 0xf |
|||
|
|||
/* SWS: System clock switch status */ |
|||
#define RCC_CFGR_SWS_SYSCLKSEL_MSICLK 0x0 |
|||
#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK 0x1 |
|||
#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK 0x2 |
|||
#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK 0x3 |
|||
|
|||
/* SW: System clock switch */ |
|||
#define RCC_CFGR_SW_SYSCLKSEL_MSICLK 0x0 |
|||
#define RCC_CFGR_SW_SYSCLKSEL_HSICLK 0x1 |
|||
#define RCC_CFGR_SW_SYSCLKSEL_HSECLK 0x2 |
|||
#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK 0x3 |
|||
|
|||
/* --- RCC_CIR values ------------------------------------------------------ */ |
|||
|
|||
/* Clock security system interrupt clear bit */ |
|||
#define RCC_CIR_CSSC (1 << 23) |
|||
|
|||
/* OSC ready interrupt clear bits */ |
|||
#define RCC_CIR_MSIRDYC (1 << 21) |
|||
#define RCC_CIR_PLLRDYC (1 << 20) |
|||
#define RCC_CIR_HSERDYC (1 << 19) |
|||
#define RCC_CIR_HSIRDYC (1 << 18) |
|||
#define RCC_CIR_LSERDYC (1 << 17) |
|||
#define RCC_CIR_LSIRDYC (1 << 16) |
|||
|
|||
/* OSC ready interrupt enable bits */ |
|||
#define RCC_CIR_MSIRDYIE (1 << 13) |
|||
#define RCC_CIR_PLLRDYIE (1 << 12) |
|||
#define RCC_CIR_HSERDYIE (1 << 11) |
|||
#define RCC_CIR_HSIRDYIE (1 << 10) |
|||
#define RCC_CIR_LSERDYIE (1 << 9) |
|||
#define RCC_CIR_LSIRDYIE (1 << 8) |
|||
|
|||
/* Clock security system interrupt flag bit */ |
|||
#define RCC_CIR_CSSF (1 << 7) |
|||
|
|||
/* OSC ready interrupt flag bits */ |
|||
#define RCC_CIR_MSIRDYF (1 << 5) /* (**) */ |
|||
#define RCC_CIR_PLLRDYF (1 << 4) |
|||
#define RCC_CIR_HSERDYF (1 << 3) |
|||
#define RCC_CIR_HSIRDYF (1 << 2) |
|||
#define RCC_CIR_LSERDYF (1 << 1) |
|||
#define RCC_CIR_LSIRDYF (1 << 0) |
|||
|
|||
/* --- RCC_AHBRSTR values ------------------------------------------------- */ |
|||
#define RCC_AHBRSTR_DMA1RST (1 << 24) |
|||
#define RCC_AHBRSTR_FLITFRST (1 << 15) |
|||
#define RCC_AHBRSTR_CRCRST (1 << 12) |
|||
#define RCC_AHBRSTR_GPIOHRST (1 << 5) |
|||
#define RCC_AHBRSTR_GPIOERST (1 << 4) |
|||
#define RCC_AHBRSTR_GPIODRST (1 << 3) |
|||
#define RCC_AHBRSTR_GPIOCRST (1 << 2) |
|||
#define RCC_AHBRSTR_GPIOBRST (1 << 1) |
|||
#define RCC_AHBRSTR_GPIOARST (1 << 0) |
|||
|
|||
/* --- RCC_APB2RSTR values ------------------------------------------------- */ |
|||
|
|||
#define RCC_APB2RSTR_USART1RST (1 << 14) |
|||
#define RCC_APB2RSTR_SPI1RST (1 << 12) |
|||
#define RCC_APB2RSTR_ADC1RST (1 << 9) |
|||
#define RCC_APB2RSTR_TIM11RST (1 << 4) |
|||
#define RCC_APB2RSTR_TIM10RST (1 << 3) |
|||
#define RCC_APB2RSTR_TIM9RST (1 << 2) |
|||
#define RCC_APB2RSTR_SYSCFGRST (1 << 0) |
|||
|
|||
/* --- RCC_APB1RSTR values ------------------------------------------------- */ |
|||
|
|||
TODO : up to here |
|||
|
|||
#define RCC_APB1RSTR_DACRST (1 << 29) |
|||
#define RCC_APB1RSTR_PWRRST (1 << 28) |
|||
#define RCC_APB1RSTR_BKPRST (1 << 27) |
|||
#define RCC_APB1RSTR_CAN2RST (1 << 26) /* (**) */ |
|||
#define RCC_APB1RSTR_CAN1RST (1 << 25) /* (**) */ |
|||
#define RCC_APB1RSTR_CANRST (1 << 25) /* (XX) Alias for CAN1RST */ |
|||
#define RCC_APB1RSTR_USBRST (1 << 23) /* (XX) */ |
|||
#define RCC_APB1RSTR_I2C2RST (1 << 22) |
|||
#define RCC_APB1RSTR_I2C1RST (1 << 21) |
|||
#define RCC_APB1RSTR_UART5RST (1 << 20) |
|||
#define RCC_APB1RSTR_UART4RST (1 << 19) |
|||
#define RCC_APB1RSTR_USART3RST (1 << 18) |
|||
#define RCC_APB1RSTR_USART2RST (1 << 17) |
|||
#define RCC_APB1RSTR_SPI3RST (1 << 15) |
|||
#define RCC_APB1RSTR_SPI2RST (1 << 14) |
|||
#define RCC_APB1RSTR_WWDGRST (1 << 11) |
|||
#define RCC_APB1RSTR_TIM7RST (1 << 5) |
|||
#define RCC_APB1RSTR_TIM6RST (1 << 4) |
|||
#define RCC_APB1RSTR_TIM5RST (1 << 3) |
|||
#define RCC_APB1RSTR_TIM4RST (1 << 2) |
|||
#define RCC_APB1RSTR_TIM3RST (1 << 1) |
|||
#define RCC_APB1RSTR_TIM2RST (1 << 0) |
|||
|
|||
/* --- RCC_AHBENR values --------------------------------------------------- */ |
|||
|
|||
/** @defgroup rcc_ahbenr_en RCC_AHBENR enable values
|
|||
@ingroup STM32L1xx_rcc_defines |
|||
|
|||
@{*/ |
|||
#define RCC_AHBENR_ETHMACENRX (1 << 16) |
|||
#define RCC_AHBENR_ETHMACENTX (1 << 15) |
|||
#define RCC_AHBENR_ETHMACEN (1 << 14) |
|||
#define RCC_AHBENR_OTGFSEN (1 << 12) |
|||
#define RCC_AHBENR_SDIOEN (1 << 10) |
|||
#define RCC_AHBENR_FSMCEN (1 << 8) |
|||
#define RCC_AHBENR_CRCEN (1 << 6) |
|||
#define RCC_AHBENR_FLITFEN (1 << 4) |
|||
#define RCC_AHBENR_SRAMEN (1 << 2) |
|||
#define RCC_AHBENR_DMA2EN (1 << 1) |
|||
#define RCC_AHBENR_DMA1EN (1 << 0) |
|||
/*@}*/ |
|||
|
|||
/* --- RCC_APB2ENR values -------------------------------------------------- */ |
|||
|
|||
/** @defgroup rcc_apb2enr_en RCC_APB2ENR enable values
|
|||
@ingroup STM32L1xx_rcc_defines |
|||
|
|||
@{*/ |
|||
#define RCC_APB2ENR_ADC3EN (1 << 15) /* (XX) */ |
|||
#define RCC_APB2ENR_USART1EN (1 << 14) |
|||
#define RCC_APB2ENR_TIM8EN (1 << 13) /* (XX) */ |
|||
#define RCC_APB2ENR_SPI1EN (1 << 12) |
|||
#define RCC_APB2ENR_TIM1EN (1 << 11) |
|||
#define RCC_APB2ENR_ADC2EN (1 << 10) |
|||
#define RCC_APB2ENR_ADC1EN (1 << 9) |
|||
#define RCC_APB2ENR_IOPGEN (1 << 8) /* (XX) */ |
|||
#define RCC_APB2ENR_IOPFEN (1 << 7) /* (XX) */ |
|||
#define RCC_APB2ENR_IOPEEN (1 << 6) |
|||
#define RCC_APB2ENR_IOPDEN (1 << 5) |
|||
#define RCC_APB2ENR_IOPCEN (1 << 4) |
|||
#define RCC_APB2ENR_IOPBEN (1 << 3) |
|||
#define RCC_APB2ENR_IOPAEN (1 << 2) |
|||
#define RCC_APB2ENR_AFIOEN (1 << 0) |
|||
/*@}*/ |
|||
|
|||
/* --- RCC_APB1ENR values -------------------------------------------------- */ |
|||
|
|||
/** @defgroup rcc_apb1enr_en RCC_APB1ENR enable values
|
|||
@ingroup STM32L1xx_rcc_defines |
|||
|
|||
@{*/ |
|||
#define RCC_APB1ENR_DACEN (1 << 29) |
|||
#define RCC_APB1ENR_PWREN (1 << 28) |
|||
#define RCC_APB1ENR_BKPEN (1 << 27) |
|||
#define RCC_APB1ENR_CAN2EN (1 << 26) /* (**) */ |
|||
#define RCC_APB1ENR_CAN1EN (1 << 25) /* (**) */ |
|||
#define RCC_APB1ENR_CANEN (1 << 25) /* (XX) Alias for CAN1EN */ |
|||
#define RCC_APB1ENR_USBEN (1 << 23) /* (XX) */ |
|||
#define RCC_APB1ENR_I2C2EN (1 << 22) |
|||
#define RCC_APB1ENR_I2C1EN (1 << 21) |
|||
#define RCC_APB1ENR_UART5EN (1 << 20) |
|||
#define RCC_APB1ENR_UART4EN (1 << 19) |
|||
#define RCC_APB1ENR_USART3EN (1 << 18) |
|||
#define RCC_APB1ENR_USART2EN (1 << 17) |
|||
#define RCC_APB1ENR_SPI3EN (1 << 15) |
|||
#define RCC_APB1ENR_SPI2EN (1 << 14) |
|||
#define RCC_APB1ENR_WWDGEN (1 << 11) |
|||
#define RCC_APB1ENR_TIM7EN (1 << 5) |
|||
#define RCC_APB1ENR_TIM6EN (1 << 4) |
|||
#define RCC_APB1ENR_TIM5EN (1 << 3) |
|||
#define RCC_APB1ENR_TIM4EN (1 << 2) |
|||
#define RCC_APB1ENR_TIM3EN (1 << 1) |
|||
#define RCC_APB1ENR_TIM2EN (1 << 0) |
|||
/*@}*/ |
|||
|
|||
/* --- RCC_BDCR values ----------------------------------------------------- */ |
|||
|
|||
#define RCC_BDCR_BDRST (1 << 16) |
|||
#define RCC_BDCR_RTCEN (1 << 15) |
|||
/* RCC_BDCR[9:8]: RTCSEL */ |
|||
#define RCC_BDCR_LSEBYP (1 << 2) |
|||
#define RCC_BDCR_LSERDY (1 << 1) |
|||
#define RCC_BDCR_LSEON (1 << 0) |
|||
|
|||
/* --- RCC_CSR values ------------------------------------------------------ */ |
|||
|
|||
#define RCC_CSR_LPWRRSTF (1 << 31) |
|||
#define RCC_CSR_WWDGRSTF (1 << 30) |
|||
#define RCC_CSR_IWDGRSTF (1 << 29) |
|||
#define RCC_CSR_SFTRSTF (1 << 28) |
|||
#define RCC_CSR_PORRSTF (1 << 27) |
|||
#define RCC_CSR_PINRSTF (1 << 26) |
|||
#define RCC_CSR_RMVF (1 << 24) |
|||
#define RCC_CSR_LSIRDY (1 << 1) |
|||
#define RCC_CSR_LSION (1 << 0) |
|||
|
|||
/* --- RCC_AHBRSTR values -------------------------------------------------- */ |
|||
|
|||
#define RCC_AHBRSTR_ETHMACRST (1 << 14) |
|||
#define RCC_AHBRSTR_OTGFSRST (1 << 12) |
|||
|
|||
/* --- RCC_CFGR2 values ---------------------------------------------------- */ |
|||
|
|||
/* I2S3SRC: I2S3 clock source */ |
|||
#define RCC_CFGR2_I2S3SRC_SYSCLK 0x0 |
|||
#define RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK 0x1 |
|||
|
|||
/* I2S2SRC: I2S2 clock source */ |
|||
#define RCC_CFGR2_I2S2SRC_SYSCLK 0x0 |
|||
#define RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK 0x1 |
|||
|
|||
/* PREDIV1SRC: PREDIV1 entry clock source */ |
|||
#define RCC_CFGR2_PREDIV1SRC_HSE_CLK 0x0 |
|||
#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK 0x1 |
|||
|
|||
#define RCC_CFGR2_PLL2MUL (1 << 0) |
|||
#define RCC_CFGR2_PREDIV2 (1 << 0) |
|||
#define RCC_CFGR2_PREDIV1 (1 << 0) |
|||
|
|||
/* PLL3MUL: PLL3 multiplication factor */ |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8 0x6 |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9 0x7 |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10 0x8 |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11 0x9 |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12 0xa |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13 0xb |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14 0xc |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16 0xe |
|||
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20 0xf |
|||
|
|||
/* PLL2MUL: PLL2 multiplication factor */ |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8 0x6 |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9 0x7 |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10 0x8 |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11 0x9 |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12 0xa |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13 0xb |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14 0xc |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16 0xe |
|||
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20 0xf |
|||
|
|||
/* PREDIV2: PREDIV2 division factor */ |
|||
#define RCC_CFGR2_PREDIV2_NODIV 0x0 |
|||
#define RCC_CFGR2_PREDIV2_DIV2 0x1 |
|||
#define RCC_CFGR2_PREDIV2_DIV3 0x2 |
|||
#define RCC_CFGR2_PREDIV2_DIV4 0x3 |
|||
#define RCC_CFGR2_PREDIV2_DIV5 0x4 |
|||
#define RCC_CFGR2_PREDIV2_DIV6 0x5 |
|||
#define RCC_CFGR2_PREDIV2_DIV7 0x6 |
|||
#define RCC_CFGR2_PREDIV2_DIV8 0x7 |
|||
#define RCC_CFGR2_PREDIV2_DIV9 0x8 |
|||
#define RCC_CFGR2_PREDIV2_DIV10 0x9 |
|||
#define RCC_CFGR2_PREDIV2_DIV11 0xa |
|||
#define RCC_CFGR2_PREDIV2_DIV12 0xb |
|||
#define RCC_CFGR2_PREDIV2_DIV13 0xc |
|||
#define RCC_CFGR2_PREDIV2_DIV14 0xd |
|||
#define RCC_CFGR2_PREDIV2_DIV15 0xe |
|||
#define RCC_CFGR2_PREDIV2_DIV16 0xf |
|||
|
|||
/* --- Variable definitions ------------------------------------------------ */ |
|||
extern u32 rcc_ppre1_frequency; |
|||
extern u32 rcc_ppre2_frequency; |
|||
|
|||
/* --- Function prototypes ------------------------------------------------- */ |
|||
|
|||
typedef enum { |
|||
PLL, HSE, HSI, LSE, LSI |
|||
} osc_t; |
|||
|
|||
void rcc_osc_ready_int_clear(osc_t osc); |
|||
void rcc_osc_ready_int_enable(osc_t osc); |
|||
void rcc_osc_ready_int_disable(osc_t osc); |
|||
int rcc_osc_ready_int_flag(osc_t osc); |
|||
void rcc_css_int_clear(void); |
|||
int rcc_css_int_flag(void); |
|||
void rcc_wait_for_osc_ready(osc_t osc); |
|||
void rcc_osc_on(osc_t osc); |
|||
void rcc_osc_off(osc_t osc); |
|||
void rcc_css_enable(void); |
|||
void rcc_css_disable(void); |
|||
void rcc_osc_bypass_enable(osc_t osc); |
|||
void rcc_osc_bypass_disable(osc_t osc); |
|||
void rcc_peripheral_enable_clock(volatile u32 *reg, u32 en); |
|||
void rcc_peripheral_disable_clock(volatile u32 *reg, u32 en); |
|||
void rcc_peripheral_reset(volatile u32 *reg, u32 reset); |
|||
void rcc_peripheral_clear_reset(volatile u32 *reg, u32 clear_reset); |
|||
void rcc_set_sysclk_source(u32 clk); |
|||
void rcc_set_pll_multiplication_factor(u32 mul); |
|||
void rcc_set_pll_source(u32 pllsrc); |
|||
void rcc_set_pllxtpre(u32 pllxtpre); |
|||
void rcc_set_adcpre(u32 adcpre); |
|||
void rcc_set_ppre2(u32 ppre2); |
|||
void rcc_set_ppre1(u32 ppre1); |
|||
void rcc_set_hpre(u32 hpre); |
|||
void rcc_set_usbpre(u32 usbpre); |
|||
u32 rcc_get_system_clock_source(int i); |
|||
void rcc_clock_setup_in_hsi_out_64mhz(void); |
|||
void rcc_clock_setup_in_hsi_out_48mhz(void); |
|||
|
|||
/**
|
|||
* Maximum speed possible for F100 (Value Line) on HSI |
|||
*/ |
|||
void rcc_clock_setup_in_hsi_out_24mhz(void); |
|||
void rcc_clock_setup_in_hse_8mhz_out_24mhz(void); |
|||
void rcc_clock_setup_in_hse_8mhz_out_72mhz(void); |
|||
void rcc_clock_setup_in_hse_12mhz_out_72mhz(void); |
|||
void rcc_clock_setup_in_hse_16mhz_out_72mhz(void); |
|||
void rcc_backupdomain_reset(void); |
|||
|
|||
#endif |
|||
@ -0,0 +1,84 @@ |
|||
/* |
|||
* This file is part of the libopencm3 project. |
|||
* |
|||
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de> |
|||
* |
|||
* This library is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU Lesser General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This library is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU Lesser General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU Lesser General Public License |
|||
* along with this library. If not, see <http://www.gnu.org/licenses/>. |
|||
*/ |
|||
|
|||
/* Generic linker script for STM32 targets using libopencm3. */ |
|||
|
|||
/* Memory regions must be defined in the ld script which includes this one. */ |
|||
|
|||
/* Enforce emmition of the vector table. */ |
|||
EXTERN (vector_table) |
|||
|
|||
/* Define the entry point of the output file. */ |
|||
ENTRY(reset_handler) |
|||
|
|||
/* Define sections. */ |
|||
SECTIONS |
|||
{ |
|||
. = ORIGIN(rom); |
|||
|
|||
.text : { |
|||
*(.vectors) /* Vector table */ |
|||
*(.text*) /* Program code */ |
|||
. = ALIGN(4); |
|||
*(.rodata*) /* Read-only data */ |
|||
. = ALIGN(4); |
|||
_etext = .; |
|||
} >rom |
|||
|
|||
/* |
|||
* Another section used by C++ stuff, appears when using newlib with |
|||
* 64bit (long long) printf support |
|||
*/ |
|||
.ARM.extab : { |
|||
*(.ARM.extab*) |
|||
} >rom |
|||
.ARM.exidx : { |
|||
__exidx_start = .; |
|||
*(.ARM.exidx*) |
|||
__exidx_end = .; |
|||
} >rom |
|||
|
|||
. = ORIGIN(ram); |
|||
|
|||
.data : AT (__exidx_end) { |
|||
_data = .; |
|||
*(.data*) /* Read-write initialized data */ |
|||
. = ALIGN(4); |
|||
_edata = .; |
|||
} >ram |
|||
|
|||
.bss : { |
|||
*(.bss*) /* Read-write zero initialized data */ |
|||
*(COMMON) |
|||
. = ALIGN(4); |
|||
_ebss = .; |
|||
} >ram AT >rom |
|||
|
|||
/* |
|||
* The .eh_frame section appears to be used for C++ exception handling. |
|||
* You may need to fix this if you're using C++. |
|||
*/ |
|||
/DISCARD/ : { *(.eh_frame) } |
|||
|
|||
. = ALIGN(4); |
|||
end = .; |
|||
} |
|||
|
|||
PROVIDE(_stack = ORIGIN(ram) + LENGTH(ram)); |
|||
|
|||
@ -0,0 +1,31 @@ |
|||
/* |
|||
* This file is part of the libopencm3 project. |
|||
* |
|||
* Copyright (C) 2012 Karl Palsson <karlp@tweak.net.au |
|||
* |
|||
* This library is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU Lesser General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This library is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU Lesser General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU Lesser General Public License |
|||
* along with this library. If not, see <http://www.gnu.org/licenses/>. |
|||
*/ |
|||
|
|||
/* Linker script for STM32L15xx8, 64K flash, 10K RAM. */ |
|||
|
|||
/* Define memory regions. */ |
|||
MEMORY |
|||
{ |
|||
rom (rx) : ORIGIN = 0x08000000, LENGTH = 64K |
|||
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 10K |
|||
} |
|||
|
|||
/* Include the common ld script. */ |
|||
INCLUDE libopencm3_stm32l1.ld |
|||
|
|||
@ -0,0 +1,31 @@ |
|||
/* |
|||
* This file is part of the libopencm3 project. |
|||
* |
|||
* Copyright (C) 2012 Karl Palsson <karlp@tweak.net.au |
|||
* |
|||
* This library is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU Lesser General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This library is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU Lesser General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU Lesser General Public License |
|||
* along with this library. If not, see <http://www.gnu.org/licenses/>. |
|||
*/ |
|||
|
|||
/* Linker script for STM32L15xxB, 128K flash, 16K RAM. */ |
|||
|
|||
/* Define memory regions. */ |
|||
MEMORY |
|||
{ |
|||
rom (rx) : ORIGIN = 0x08000000, LENGTH = 128K |
|||
ram (rwx) : ORIGIN = 0x20000000, LENGTH = 16K |
|||
} |
|||
|
|||
/* Include the common ld script. */ |
|||
INCLUDE libopencm3_stm32l1.ld |
|||
|
|||
Loading…
Reference in new issue