Browse Source

swm050: wdt: doxygen polish

pull/1142/head
Karl Palsson 5 years ago
parent
commit
da0c6a6724
  1. 2
      include/libopencm3/swm050/sysctl.h
  2. 4
      include/libopencm3/swm050/wdt.h
  3. 142
      lib/swm050/wdt.c

2
include/libopencm3/swm050/sysctl.h

@ -34,8 +34,8 @@
/** @defgroup sysctl_bit_defs SYSCTL register bit definitions
@{*/
#define SYSCTL_SYS_CFG_2_SLEEP (1 << 4)
#define SYSCTL_SYS_CFG_1_TIMERSE0 (1 << 6)
#define SYSCTL_SYS_CFG_1_TIMERSE1 (1 << 17)
#define SYSCTL_SYS_CFG_1_TIMERSE0 (1 << 6)
#define SYSCTL_SYS_CFG_1_WDT (1 << 4)
/**@}*/

4
include/libopencm3/swm050/wdt.h

@ -35,9 +35,9 @@
/** @defgroup wdt_modes Watchdog mode
@{*/
enum wdt_modes {
/* On timeout, reset the system */
/** On timeout, reset the system */
WDT_MODE_RESET,
/* On timeout, generate an interrupt. If another timeout occurs without
/** On timeout, generate an interrupt. If another timeout (time2) occurs without
the interrupt being cleared, reset the system. */
WDT_MODE_INT
};

142
lib/swm050/wdt.c

@ -27,15 +27,14 @@
#include <libopencm3/swm050/wdt.h>
#include <libopencm3/swm050/sysctl.h>
/*---------------------------------------------------------------------------*/
/** Sets up the WDT before the call to wdt_enable().
@param mode passed to wdt_mode()
@param time1 passed to wdt_set_time()
@param time2 passed to wdt_set_time()
*/
/**
* Sets up the WDT before the call to @ref wdt_enable().
* This only prepares the watchdog, it will not start counting until
* it is enabled.
* @param mode passed to @ref wdt_mode()
* @param time1 passed to @ref wdt_set_time()
* @param time2 passed to @ref wdt_set_time()
*/
void wdt_setup(enum wdt_modes mode, uint8_t time1, uint8_t time2)
{
wdt_clock_enable(1);
@ -43,14 +42,16 @@ void wdt_setup(enum wdt_modes mode, uint8_t time1, uint8_t time2)
wdt_mode(mode);
wdt_reset();
}
/*---------------------------------------------------------------------------*/
/** Enables the WDT.
If WDT_MODE_INT is used, the interrupt should also be enabled
using the NVIC before enabling the WDT.
@param en enable
*/
/**
* Enables the WDT.
* This actually starts the watchdog, you should have already selected
* modes and set timeouts.
* If @ref WDT_MODE_INT is used, the interrupt should also be enabled
* using the NVIC before enabling the WDT.
* @sa wdt_setup
* @param en enable
*/
void wdt_enable(bool en)
{
if (en) {
@ -60,11 +61,10 @@ void wdt_enable(bool en)
}
}
/*---------------------------------------------------------------------------*/
/** Sets the WDT's mode of operation.
@param mode The mode of operation @ref wdt_modes
*/
/**
* Sets the WDT's mode of operation.
* @param mode The mode of operation @ref wdt_modes
*/
void wdt_mode(enum wdt_modes mode)
{
if (mode == WDT_MODE_INT) {
@ -74,34 +74,30 @@ void wdt_mode(enum wdt_modes mode)
}
}
/*---------------------------------------------------------------------------*/
/** Restarts the WDT's counter.
The "feed the dog" operation. Must be called periodically to avoid a timeout.
Calling this also clears any WDT interrupts.
*/
/**
* Reset the WDT's counter.
* The "feed the dog" operation. Must be called periodically to avoid a
* timeout. Calling this also clears any WDT interrupts.
*/
void wdt_reset(void)
{
WDT_CRR = 0x76;
}
/*---------------------------------------------------------------------------*/
/** Gets the WDT's interrupt status.
Only useful in WDT_MODE_INT.
@return The WDT's interrupt status. True if an interrupt has not been cleared.
*/
/**
* Gets the WDT's interrupt status.
* @note Only useful with @ref WDT_MODE_INT
* @return The WDT's interrupt status. True if an interrupt has not been cleared.
*/
bool wdt_int_status(void)
{
return WDT_STAT & 0x1;
}
/*---------------------------------------------------------------------------*/
/** Clears the WDT's interrupt.
Only useful in WDT_MODE_INT.
*/
/**
* Clears the WDT's interrupt.
* @note Only useful with @ref WDT_MODE_INT
*/
void wdt_clear_int(void)
{
/* Read register to clear the interrupt */
@ -110,11 +106,12 @@ void wdt_clear_int(void)
(void)dummy;
}
/*---------------------------------------------------------------------------*/
/** Enables the WDT's clock.
@param en True to enable, false to disable
*/
/**
* Enables the WDT's clock.
* This only enables the clock to the peripheral.
* @sa wdt_setup
* @param en True to enable, false to disable
*/
void wdt_clock_enable(bool en)
{
if (en) {
@ -124,42 +121,37 @@ void wdt_clock_enable(bool en)
}
}
/*---------------------------------------------------------------------------*/
/** Gets the current WDT counter value.
The vendor-supplied documentation for the WDT_CCVR register appears to be
incorrect, and does not seem to be 1 bit wide, which would make no sense.
@return The current WDT counter value
*/
/**
* Gets the current WDT counter value.
* The vendor-supplied documentation for the @ref WDT_CCVR register appears to be
* incorrect, and does not seem to be 1 bit wide, which would make no sense.
* @return The current WDT counter value
*/
uint32_t wdt_get_value(void)
{
return WDT_CCVR;
}
/*---------------------------------------------------------------------------*/
/** Sets the WDT's initial counter values.
Both time1 and time2 follow the equation 2^(8 + i), where i is a value from
0 to 15, and where the result is in clock cycles.
For example:
time1 = 15
2^(8 + time1) / 18Mhz = 0.466s
The majority of the vendor-supplied documentation appears to be completely
incorrect about the equation used for these counters.
@param time1 The timer value used in both modes. In WDT_MODE_RESET, this value
counts down to 0 and resets the system. In WDT_MODE_INT, this value counts down
to 0, generates a WDT interrupt, loads time2 into the counter, and counts down.
Only the 4 least significant bits of this value are used, e.g. 0 to 15.
@param time2 The timer value used after time1 in mode WDT_MODE_INT. If this
counts down to 0, and the WDT interrupt has not been cleared, the system resets.
This has no use in mode WDT_MODE_RESET.
Only the 4 least significant bits of this value are used, e.g. 0 to 15.
*/
/**
* Sets the WDT's initial counter values.
* Both time1 and time2 follow the equation 2^(8 + i), where i is a value from
* 0 to 15, and where the result is in clock cycles.
* For example:
* time1 = 15
* 2^(8 + time1) / 18Mhz = 0.466s
* The majority of the vendor-supplied documentation appears to be completely
* incorrect about the equation used for these counters.
*
* Only the least significant 4 bits are used for both values, eg 0 to 15.
*
* @param time1 The timer value used in both modes. In @ref WDT_MODE_RESET, this
* value counts down to 0 and resets the system. In @ref WDT_MODE_INT, this value
* counts down to 0, generates a WDT interrupt, loads time2 into the counter,
* and counts down.
* @param time2 The timer value used after time1 in mode @ref WDT_MODE_INT. If
* this counts down to 0, and the WDT interrupt has not been cleared, the
* system resets. This has no use in mode @ref WDT_MODE_RESET.
*/
void wdt_set_time(uint8_t time1, uint8_t time2)
{
WDT_TORR = ((0xF & time1) << 4) | (0xF & time2);

Loading…
Cancel
Save