|
|
@ -241,8 +241,8 @@ struct hcfResource ftCanDev2Resources[] = { |
|
|
|
struct vxbSpiDevInfo qspiDevTbl[] = { |
|
|
|
/* name cs width freq mode */ |
|
|
|
#ifdef DRV_SPIFLASH_SP25 |
|
|
|
{ SPI_FLASH_DEVICE_NAME, 0, 8, 30000000, 1}, |
|
|
|
#endif |
|
|
|
{ SPI_FLASH_DEVICE_NAME, 0, 8, 18000000, 1}, |
|
|
|
#endif |
|
|
|
}; |
|
|
|
|
|
|
|
struct hcfResource qspiResources[] = { |
|
|
@ -253,7 +253,6 @@ struct hcfResource qspiResources[] = { |
|
|
|
{ "addrMode", HCF_RES_INT, { (void *)(QSPI_ADDR_SEL_4) } }, |
|
|
|
{ "spiDev", HCF_RES_ADDR, { (void *)&qspiDevTbl[0]} }, |
|
|
|
{ "spiDevNum", HCF_RES_INT, { (void *)NELEMENTS(qspiDevTbl)}}, |
|
|
|
|
|
|
|
}; |
|
|
|
# define qspiNum NELEMENTS(qspiResources) |
|
|
|
#endif /* DRV_FTQSPI */ |
|
|
@ -520,6 +519,7 @@ struct hcfResource lfsResources[] = { |
|
|
|
{ "flashName" , HCF_RES_STRING, {(void *)TFFS_PART0_FLASH_NAME}}, |
|
|
|
{ "flashOffset", HCF_RES_INT, {(void *)(TFFS_PART0_FLASH_BOOT_SIZE)}}, |
|
|
|
{ "flashSize" , HCF_RES_INT, {(void *)((TFFS_PART0_FLASH_SIZE) - (TFFS_PART0_FLASH_BOOT_SIZE))}}, |
|
|
|
{ "autoFormat", HCF_RES_INT, {(void *)(1)}}, |
|
|
|
}; |
|
|
|
#define lfsResNum NELEMENTS(lfsResources) |
|
|
|
#endif |
|
|
@ -538,8 +538,6 @@ const struct hcfDevice hcfDeviceList[] = { |
|
|
|
#endif /* DRV_ARM_GIC */ |
|
|
|
{ "primeCellSioDev", 0, VXB_BUSID_PLB, 0, primeCellSioDev0Num , primeCellSioDev0Resources }, |
|
|
|
{ "primeCellSioDev", 1, VXB_BUSID_PLB, 0, primeCellSioDev1Num , primeCellSioDev1Resources }, |
|
|
|
/* { "primeCellSioDev", 2, VXB_BUSID_PLB, 0, primeCellSioDev2Num , primeCellSioDev2Resources }, */ /* 1553B SPI */ |
|
|
|
/* { "primeCellSioDev", 3, VXB_BUSID_PLB, 0, primeCellSioDev3Num , primeCellSioDev3Resources }, */ |
|
|
|
|
|
|
|
#ifdef DRV_VXBEND_FTGMAC |
|
|
|
{ "gmac", 0, VXB_BUSID_PLB, 0, gmac0Num, gmac0Resources}, |
|
|
|